鈮?/div>
10
碌s)
Total Power Dissipation
Derate above 25擄C
Total Power Dissipation @ TA = 25擄C, when mounted with the minimum recommended pad size
Operating and Storage Temperature Range
Single Pulse Drain鈥搕o鈥揝ource Avalanche Energy 鈥?Starting TJ = 25擄C
(VDD = 25 Vdc, VGS = 10 Vpk, IL = 23 Apk, L = 5.7 mH, RG = 25
鈩?
Thermal Resistance 鈥?Junction to Case
Thermal Resistance
鈥?Junction to Ambient
Thermal Resistance
鈥?Junction to Ambient, when mounted with the minimum recommended pad size
Maximum Lead Temperature for Soldering Purposes, 1/8鈥?from case for 10 seconds
G
S
TMOS POWER FET
23 AMPERES
60 VOLTS
RDS(on) = 0.12 OHM
廬
D
CASE 418B鈥?2, Style 2
D2PAK
Symbol
VDSS
VDGR
VGS
ID
ID
IDM
PD
Value
60
60
鹵
20
23
14
75
125
1.0
2.5
鈥?55 to 150
1500
1.0
62.5
50
260
Unit
Vdc
Vdc
Vdc
Adc
Apk
Watts
W/擄C
Watts
擄C
mJ
擄C/W
TJ, Tstg
EAS
R
胃JC
R
胃JA
R
胃JA
TL
擄C
Designer鈥檚 Data for 鈥淲orst Case鈥?Conditions
鈥?The Designer鈥檚 Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit
curves 鈥?representing boundaries on device characteristics 鈥?are given to facilitate 鈥渨orst case鈥?design.
E鈥揊ET and Designer鈥檚 are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.
Thermal Clad is a trademark of the Bergquist Company
Preferred
devices are Motorola recommended choices for future use and best overall value.
漏
Motorola TMOS Power MOSFET Transistor Device Data
Motorola, Inc. 1994
1