鈥?/div>
2,432 x 2,432 non-blocking switching among local
streams
4,096 x 2,432 blocking switching between
backplane and local streams
2,048 x 2,048 non-blocking switching among
backplane streams
Rate conversion between backplane and local
streams
Rate conversion among local streams
Backplane interface accepts data rates of
8.192 Mb/s or 16.384 Mb/s
Local interface accepts data rates of 2.048 Mb/s,
4.096 Mb/s or 8.192 Mb/s
Sub-rate switching (2 or 4 bits) configuration for
local streams at a data rate of 2.048 Mb/s
Meets all the key H.110 mandatory signal
requirements including timing
Per-channel variable or constant throughput
delay
Per-stream input delay, programmable for local
streams on a per bit basis
Per-stream output advancement, programmable
for backplane and local streams
Per-channel direction control for backplane
streams
Per-channel message mode for backplane and
local streams
Per-channel high impedance output control for
backplane and local streams
Compatible to Stratum 4 Enhanced clock
switching standard
-
Integrated PLL conforms to Telcordia GR-1244-
CORE Stratum 4 Enhanced switching standard
-Holdover Mode with holdover frequency
stability of 0.07 ppm
- Jitter attenuation from 1.52 Hz.
- Time interval error (TIE) correction
- Master and Slave mode operation
鈥?/div>
鈥?/div>
鈥?/div>
Ordering Information
MT90866AG
344 Ball PBGA
Trays
MT90866AG2 344 Ball PBGA* Trays
*Pb Free Tin/Silver/Copper
-40擄C to +85擄C
Connection memory block-programming for fast
device initialization
Tristate-control outputs for external drivers
Pseudo-Random Binary Sequence (PRBS) pattern
generation and testing for backplane and local
streams
Conforms to the mandatory requirements of the
IEEE-1149.1 (JTAG) standard
3.3V operation with 5 V tolerant inputs and I/O鈥檚
5 V tolerant PCI driver on CT-Bus I/O鈥檚
September 2005
鈥?/div>
鈥?/div>
鈥?/div>
Applications
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Carrier-grade VoIP Gateways
IP-PBX and PABX
Integrated Access Devices
Access Servers
CTI Applications/CompactPCI
廬
Platforms
H.110, H.100, ST-BUS and proprietary Backplane
Applications
Description
The MT90866 Digital Switch provides switching
capacities of 4,096 x 2,432 channels between
backplane and local streams, 2,432 x 2,432 channels
among local streams and 2,048 x 2,048 channels
among backplane streams. The local connected serial
inputs and outputs have 32, 64 and 128 64 kb/s
channels per frame with data rates of 2.048, 4.096 and
8.192 Mb/s respectively. The backplane connected
serial inputs and outputs have 128 and 256 64 kb/s
channels per frame with data rates of 8.192 and
16.384 Mb/s respectively.
鈥?/div>
Non-multiplexed microprocessor interface
Zarlink Semiconductor US Patent No. 5,602,884, UK Patent No. 0772912,
France Brevete S.G.D.G. 0772912; Germany DBP No. 69502724.7-08
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2003-2005, Zarlink Semiconductor Inc. All Rights Reserved.
next
MT90866AG2 產(chǎn)品屬性
0現(xiàn)貨
停產(chǎn)
-
托盤
停產(chǎn)
開關(guān)
-
1
3V ~ 3.6V
480mA
-
-40°C ~ 85°C
表面貼裝型
344-BBGA
344-PBGA(27x27)
MT90866AG2相關(guān)型號PDF文件下載
-
型號
版本
描述
廠商
下載
-
英文版
T1/E1 Synchronizer
-
英文版
T1/E1 Synchronizer
ZARLINK [Z...
-
英文版
Multiple Output Trunk PLL
MITEL
-
英文版
Multiple Output Trunk PLL
MITEL [Mit...
-
英文版
Global Digital Trunk Synchronizer
MITEL
-
英文版
Global Digital Trunk Synchronizer
MITEL [Mit...
-
英文版
T1/E1 System Synchronizer
-
英文版
T1/E1 System Synchronizer
ZARLINK [Z...
-
英文版
T1/E1/OC3 System Synchronizer
MITEL
-
英文版
T1/E1/OC3 System Synchronizer
MITEL [Mit...
-
英文版
T1/E1/OC3 System Synchronizer
-
英文版
T1/E1/OC3 System Synchronizer
ZARLINK [Z...
-
英文版
T1/E1 System Synchronizer with Holdover
-
英文版
T1/E1 System Synchronizer with Holdover
ZARLINK [Z...
-
英文版
Octal T1/E1/J1 Framer
-
英文版
Octal T1/E1/J1 Framer
ZARLINK [Z...
-
英文版
T1/E1/J1 Single Chip Transceiver
MITEL
-
英文版
T1/E1/J1 Single Chip Transceiver
MITEL [Mit...
-
英文版
E1 Single Chip Transceiver
MITEL
-
英文版
E1 Single Chip Transceiver
MITEL [Mit...