音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

MT90500AL Datasheet

  • MT90500AL

  • Multi-Channel ATM AAL1 SAR

  • 159頁

  • MITEL

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

MT90500
Multi-Channel ATM AAL1 SAR
Features
鈥?/div>
AAL1 Segmentation and Reassembly device
compatible with Structured Data Transfer (SDT)
as per ANSI T1.630 and ITU I.363 standards
Transports 64kbps and N x 64kbps traf鏗乧 over
ATM AAL1 cells (also over AAL5 or AAL0)
Simultaneous processing of up to 1024
bidirectional Virtual Circuits
Flexible aggregation capabilities (Nx64) to
allow any combination of 64 kbps channels
while maintaining frame integrity (DS0
grooming)
Support for clock recovery - Adaptive Clock
Recovery, Synchronous Residual Time Stamp
(SRTS), or external
Primary UTOPIA port (Level 1, 25 MHz) for
connection to external PHY devices with data
throughput of up to 155 Mbps
Secondary UTOPIA port for connection to an
external AAL5 SAR processor, or for chaining
multiple MT90500 devices
16-bit microprocessor port, con鏗乬urable to
Motorola or Intel timing
TDM bus provides 16 bidirectional serial TDM
DS5171
ISSUE 4
April 1999
Ordering Information
MT90500AL
240 Pin Plastic QFP
-40 to +85 C
streams at 2.048, 4.096, or 8.192 Mbps for up
to 2048 TDM 64 kbps channels
Compatible with ST-BUS, MVIP, H-MVIP and
SCSA interfaces
Supports master and slave TDM bus clock
operation
Loopback function at TDM bus interface
Local TDM bus provides clocks, input pin and
output pin for 2.048 Mbps operation
Master clock rate up to 60 MHz
Dual rails (3.3V for power minimization, 5V for
standard I/O)
IEEE1149 (JTAG) interface
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
VC
Lookup
Tables
TX / RX
Control Structures
and Circular Buffers
External
Synchronous
SRAM
TDM Bus
16 Lines
2048 x 64 kbps
(max.)
Local TDM Bus
32 x 64 kbps in
32 x 64 kbps out
Clock Signals
TDM Module
External Memory Controller
TDM Bus
Interface
TX
UTOPIA
MUX
TX
AAL1
SAR
Internal
TDM
Frame
Buffer
TDM
Clock
Logic
To/From
External
PHY
Main
UTOPIA
Interface
RX
UTOPIA
UTOPIA Module
From
External
ATM SAR
Secondary
UTOPIA
Interface
RX
AAL1
SAR
Clock
Recovery
Registers
Microprocessor
Interface
Boundary Scan
JTAG
Interface
16-bit Microprocessor Address
and Data Buses
Figure A - MT90500 Block Diagram
1

MT90500AL相關(guān)型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    T1/E1 Synchronizer
    ZARLINK
  • 英文版
    T1/E1 Synchronizer
    ZARLINK [Z...
  • 英文版
    Multiple Output Trunk PLL
    MITEL
  • 英文版
    Multiple Output Trunk PLL
    MITEL [Mit...
  • 英文版
    Global Digital Trunk Synchronizer
    MITEL
  • 英文版
    Global Digital Trunk Synchronizer
    MITEL [Mit...
  • 英文版
    T1/E1 System Synchronizer
    ZARLINK
  • 英文版
    T1/E1 System Synchronizer
    ZARLINK [Z...
  • 英文版
    T1/E1/OC3 System Synchronizer
    MITEL
  • 英文版
    T1/E1/OC3 System Synchronizer
    MITEL [Mit...
  • 英文版
    T1/E1/OC3 System Synchronizer
    ZARLINK
  • 英文版
    T1/E1/OC3 System Synchronizer
    ZARLINK [Z...
  • 英文版
    T1/E1 System Synchronizer with Holdover
    ZARLINK
  • 英文版
    T1/E1 System Synchronizer with Holdover
    ZARLINK [Z...
  • 英文版
    Octal T1/E1/J1 Framer
    ZARLINK
  • 英文版
    Octal T1/E1/J1 Framer
    ZARLINK [Z...
  • 英文版
    T1/E1/J1 Single Chip Transceiver
    MITEL
  • 英文版
    T1/E1/J1 Single Chip Transceiver
    MITEL [Mit...
  • 英文版
    E1 Single Chip Transceiver
    MITEL
  • 英文版
    E1 Single Chip Transceiver
    MITEL [Mit...

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務:
賣家服務:
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號,
第一時間獲取資訊。

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務的動力!意見一經(jīng)采納,將有感恩紅包奉上哦!