音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

MPC9992 Datasheet

  • MPC9992

  • 3.3 DIFFRERENTIAL ECL/PECL PLL CLOCK GENERATOR

  • 137.24KB

  • 12頁

  • MOTOROLA   MOTOROLA

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order Number: MPC9992/D
Rev 2, 04/2002
Product Preview
3.3V Differential ECL/PECL
PLL Clock Generator
The MPC9992 is a 3.3 V compatible, PLL based PECL clock driver.
Using SiGe technology and a fully differential design ensures optimum
skew and PLL jitter performance. The performance of the MPC9992
makes the device ideal for workstation, mainframe computer and
telecommunication applications. With output frequencies up to 400 MHz
and output skews less than 150 ps
1
the device meets the needs of the
most demanding clock applications. The MPC9992 offers a differential
PECL input and a crystal oscillator interface. All control signals are
LVCMOS compatible.
Features
MPC9992
3.3V DIFFERENTIAL
ECL/PECL
PLL CLOCK GENERATOR
鈥?/div>
7 differential outputs, PLL based clock generator
鈥?/div>
SiGe technology supports minimum output skew (max. 150 ps
1
)
鈥?/div>
Supports up to two generated output clock frequencies with a maximum
clock frequency up to 400 MHz
鈥?/div>
Selectable crystal oscillator interface and PECL compatible clock input
鈥?/div>
SYNC pulse generation
鈥?/div>
PECL compatible differential clock inputs and outputs
鈥?/div>
Single 3.3V (PECL) supply
鈥?/div>
Ambient temperature range 0擄C to +70擄C
鈥?/div>
Standard 32 lead LQFP package
鈥?/div>
Pin and function compatible to the MPC992
Functional Description
FA SUFFIX
32 LEAD LQFP PACKAGE
CASE 873A
The MPC9992 utilizes PLL technology to frequency lock its outputs onto an input reference clock. The reference clock
frequency and the divider for the feedback path determine the VCO frequency. Both must be selected to match the VCO
frequency range. The MPC9992 features frequency programmability between the three output banks outputs as well as the
output to input relationships. Output frequency ratios of 2:1, 3:1, 3:2 and 5:2 can be realized. The two banks of outputs and the
feedback frequency divider can be programmed by the FSEL[2:0] pins of the device. The VCO_SEL pin provides an extended
PLL input reference frequency range.
The SYNC pulse generator monitors the phase relationship between the QA[3:0] and QB[2:0] output banks. The SYNC
generator output signals the coincident edges of the two output banks. This feature is useful for non binary relationships between
output frequencies.
The REF_SEL pin selects the differential PECL compatible input pair or crystal oscillator interface as the reference clock
signal. The PLL_EN control selects the PLL bypass configuration for test and diagnosis. In this configuration, the selected input
reference clock is routed directly to the output dividers bypassing the PLL. The PLL bypass is fully static and the minimum clock
frequency specification and all other PLL characteristics do not apply.
The MPC9992 requires an external reset signal for start-up and for PLL recovery in case the reference input is interrupted.
Assertion of the reset signal forces all outputs to the logic low state.
The MPC9992 is fully 3.3V compatible and requires no external loop filter components. The differential clock input (PCLK) is
PECL compatible and all control inputs accept LVCMOS compatible signals while the outputs provide PECL compatible levels
with the capability to drive terminated 50
W
transmission lines.
The device is pin and function compatible to the MPC992 and is packaged in a 32-lead LQFP package.
1. Final specification of this parameter is pending characterization.
This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.
漏
Motorola, Inc. 2002
1

MPC9992相關(guān)型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    Motorola, Inc [1:6 PCI CLOCK GENERATOR/ FANOUT BUFFER]
    MOTOROLA
  • 英文版
    1:6 PCI CLOCK GENERATOR/ FANOUT BUFFER
    MOTOROLA
  • 英文版
    1:6 PCI Clock Qenerator/Fanout Buffer
    Motorola
  • 英文版
    Motorola, Inc [LOW VOLTAGE CMOS 1:18 CLOCK DISTRIBUTION CHI...
    MOTOROLA
  • 英文版
    Motorola, Inc [LOW-VOLTAGE 1:9 DIFFERENTIAL ECL/HSTL TO HST...
    MOTOROLA
  • 英文版
    Low Voltage PLL Clock Drlver
    Motorola
  • 英文版
    Low Voltage PLL Clock Drlver
    Motorola
  • 英文版
    Motorola, Inc [LOW VOLTAGE PLL CLOCK DRIVER]
    MOTOROLA
  • 英文版
    Motorola, Inc [LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP]
    MOTOROLA
  • 英文版
    Low Voltage 1:27 Clock Dlstrlbutlon Chlp
    Motorola
  • 英文版
    Motorola, Inc [LOW VOLTAGE 1:10 CMOS CLOCK DRIVER]
    MOTOROLA
  • 英文版
    Motorola, Inc [LOW VOLTAGE 1:9 CLOCK DISTRIBUTION CHIP]
    MOTOROLA
  • 英文版
    Motorola, Inc [LOW VOLTAGE 1:12 CLOCK DISTRIBUTION CHIP]
    MOTOROLA
  • 英文版
    Motorola, Inc [LOW VOLTAGE 1:15 PECL TO CMOS CLOCK DRIVER]
    MOTOROLA
  • 英文版
    Low Voltage PLL Clock Drlver
    Motorola
  • 英文版
    Low Voltage PLL Clock Drlver
    Motorola
  • 英文版
    Low Voltage PLL Clock Drlver
    Motorola
  • 英文版
    Low Voltage PLL Clock Drlver
    Motorola
  • 英文版
    Low Voltage PLL Clock Drlver
    Motorola
  • 英文版
    Low Voltage PLL Clock Drlver
    Motorola

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！