鈥?/div>
Fully Integrated PLL
Intelligent Dynamic Clock Switch
LVPECL Clock Outputs
LVCMOS Control/Statis I/O
3.3V Operation
32鈥揕ead TQFP Packaging
鹵50ps
Cycle鈥揅ycle Jitter
FA SUFFIX
32鈥揕EAD PLASTIC TQFP PACKAGE
CASE 751D鈥?4
The MPC993 continuously monitors the two input signals to identify faulty reference clocks. Upon identification of a faulty
input clock (input clock stuck HIGH or LOW for at least 3 feedback clock edges), an input bad flag will be set and the device will
automatically switch from the bad reference clock input to the good one. During this dynamic switch of the input references, the
MPC993 outputs will slew, with minimal period disturbances to the new phase.
Alarm_Reset
Man_OVerride
Dynamic Switch
Logic
Sel_Clk
CLK0
CLK0
CLK1
CLK1
Ext_FB
Ext_FB
MR
OR
PLL_En
梅2
PLL
梅4
Inp0bad
Inp1bad
Clk_Selected
Qb0
Qb0
Qb1
Qb1
Qb2
Qb2
Qa0
Qa0
Qa1
Qa1
Figure 1. Block Diagram
9/97
漏
Motorola, Inc. 1997
1
REV 0