Freescale Semiconductor, Inc.
computing applications. With output frequencies up to 125 MHz and
demanding clock applications.
鈥?/div>
1:8 PLL based low-voltage clock generator
MPC9653
LOW VOLTAGE
3.3V LVCMOS 1:8
PLL CLOCK GENERATOR
Freescale Semiconductor, Inc...
Pin and function compatible to the MPC953
FA SUFFIX
Functional Description
32 LEAD LQFP PACKAGE
The MPC9653 utilizes PLL technology to frequency lock its outputs
CASE 873A
onto an input reference clock. Normal operation of the MPC9653 requires
the connection of the QFB output to the feedback input to close the PLL
feedback path (external feedback). With the PLL locked, the output
frequency is equal to the reference frequency of the device and
VCO_SEL selects the operating frequency range of 25 to 62.5 MHz or 50
to 125 MHz. The two available post-PLL dividers selected by VCO_SEL
(divide-by-4 or divide-by-8) and the reference clock frequency determine
the VCO frequency. Both must be selected to match the VCO frequency
range. The internal VCO of the MPC9653 is running at either 4x or 8x of
the reference clock frequency.
The MPC9653 has a differential LVPECL reference input along with an external feedback input. The device is ideal for use as a
zero delay, low skew fanout buffer. The device performance has been tuned and optimized for zero delay performance.
The PLL_EN and BYPASS controls select the PLL bypass configuration for test and diagnosis. In this configuration, the
selected input reference clock is bypassing the PLL and routed either to the output dividers or directly to the outputs. The PLL
bypass configurations are fully static and the minimum clock frequency specification and all other PLL characteristics do not
apply. The outputs can be disabled (high-impedance) and the device reset by asserting the MR/OE pin. Asserting MR/OE also
causes the PLL to loose lock due to missing feedback signal presence at FB_IN. Deasserting MR/OE will enable the outputs and
close the phase locked loop, enabling the PLL to recover to normal operation.
The MPC9653 is fully 3.3V compatible and requires no external loop filter components. The inputs (except PCLK) accept
LVCMOS except signals while the outputs provide LVCMOS compatible levels with the capability to drive terminated 50
transmission lines. For series terminated transmission lines, each of the MPC9653 outputs can drive one or two traces giving the
devices an effective fanout of 1:16. The device is packaged in a 7x7 mm2 32-lead LQFP package.
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Supports zero-delay operation
3.3V power supply
Generates clock signals up to 125 MHz
Maximum output skew of 150 ps
Differential LVPECL reference clock input
External PLL feedback
Drives up to 16 clock lines
32 lead LQFP packaging
Ambient temperature range 0擄C to +70擄C
W
漏
Motorola, Inc. 2003
For More Information On This Product,
1
Go to: www.freescale.com
MPC9653AAC相關型號PDF文件下載
-
型號
版本
描述
廠商
下載
-
英文版
Motorola, Inc [1:6 PCI CLOCK GENERATOR/ FANOUT BUFFER]
-
英文版
1:6 PCI CLOCK GENERATOR/ FANOUT BUFFER
-
英文版
1:6 PCI Clock Qenerator/Fanout Buffer
-
英文版
Motorola, Inc [LOW VOLTAGE CMOS 1:18 CLOCK DISTRIBUTION CHI...
-
英文版
Motorola, Inc [LOW-VOLTAGE 1:9 DIFFERENTIAL ECL/HSTL TO HST...
-
英文版
Low Voltage PLL Clock Drlver
-
英文版
Low Voltage PLL Clock Drlver
-
英文版
Motorola, Inc [LOW VOLTAGE PLL CLOCK DRIVER]
-
英文版
Motorola, Inc [LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP]
-
英文版
Low Voltage 1:27 Clock Dlstrlbutlon Chlp
-
英文版
Motorola, Inc [LOW VOLTAGE 1:10 CMOS CLOCK DRIVER]
-
英文版
Motorola, Inc [LOW VOLTAGE 1:9 CLOCK DISTRIBUTION CHIP]
-
英文版
Motorola, Inc [LOW VOLTAGE 1:12 CLOCK DISTRIBUTION CHIP]
-
英文版
Motorola, Inc [LOW VOLTAGE 1:15 PECL TO CMOS CLOCK DRIVER]
-
英文版
Low Voltage PLL Clock Drlver
-
英文版
Low Voltage PLL Clock Drlver
-
英文版
Low Voltage PLL Clock Drlver
-
英文版
Low Voltage PLL Clock Drlver
-
英文版
Low Voltage PLL Clock Drlver
-
英文版
Low Voltage PLL Clock Drlver
MOTOROLA
1
2
3
4
5
6
7
8
9
10
11
12
