音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

MPC93R51 Datasheet

  • MPC93R51

  • LOW VOLTAGE PLL CLOCK DRIVER

  • 296.38KB

  • 12頁

  • MOTOROLA   MOTOROLA

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

MOTOROLA
Freescale Semiconductor, Inc.
SEMICONDUCTOR TECHNICAL DATA
Order Number: MPC93R51/D
Rev 0, 12/2002
Low Voltage PLL Clock Driver
The MPC93R51 is a 3.3V compatible, PLL based clock generator
targeted for high performance clock distribution systems. With output
frequencies of up to 240 MHz and a maximum output skew of 150 ps the
MPC93R51 is an ideal solution for the most demanding clock tree
designs. The device offers 9 low skew clock outputs, each is configurable
to support the clocking needs of the various high-performance
microprocessors including the PowerQuicc II integrated communication
microprocessor. The devices employs a fully differential PLL design to
minimize cycle-to-cycle and long-term jitter.
MPC93R51
LOW VOLTAGE 3.3V
PLL CLOCK GENERATOR
Freescale Semiconductor, Inc...
鈥?/div>
9 outputs LVCMOS PLL clock generator
鈥?/div>
25 - 240 MHz output frequency range
鈥?/div>
Fully integrated PLL
鈥?/div>
Compatible to various microprocessors such as PowerQuicc II
鈥?/div>
Supports networking, telecommunications and computer applications
鈥?/div>
Configurable outputs: divide-by-2, 4 and 8 of VCO frequency
鈥?/div>
LVPECL and LVCMOS compatible inputs
鈥?/div>
External feedback enables zero-delay configurations
鈥?/div>
Output enable/disable and static test mode (PLL enable/disable)
鈥?/div>
Low skew characteristics: maximum 150 ps output-to-output
鈥?/div>
Cycle-to-cycle jitter max. 22 ps RMS
鈥?/div>
32 lead LQFP package
鈥?/div>
Ambient Temperature Range 0擄C to +70擄C
鈥?/div>
Pin & Function Compatible with the MPC951
Functional Description
The MPC93R51 utilizes PLL technology to frequency and phase lock its outputs onto an input reference clock. Normal
operation of the MPC93R51 requires a connection of one of the device outputs to the EXT_FB input to close the PLL feedback
path. The reference clock frequency and the output divider for the feedback path determine the VCO frequency. Both must be
selected to match the VCO frequency range. With available output dividers of divide-by-4 and divide-by-8 the internal VCO of the
MPC93R51 is running at either 4x or 8x of the reference clock frequency. The frequency of the QA, QB, QC and QD outputs is
either the one half, one fourth or one eighth of the selected VCO frequency and can be configured for each output bank using the
FSELA, FSELB, FSELC and FSELD pins, respectively. The available output to input frequency ratios are 4:1, 2:1, 1:1, 1:2 and
1:4. The REF_SEL pin selects the differential LVPECL (PCLK and PCLK) or the LVCMOS compatible reference input (TCLK).
The MPC93R51 also provides a static test mode when the PLL enable pin (PLL_EN) is pulled to logic low state. In test mode, the
selected input reference clock is routed directly to the output dividers bypassing the PLL. The test mode is intended for system
diagnostics, test and debug purpose. This test mode is fully static and the minimum clock frequency specification does not apply.
The outputs can be disabled by deasserting the OE pin (logic high state). In PLL mode, deasserting OE causes the PLL to loose
lock due to no feedback signal presence at EXT_FB. Asserting OE will enable the outputs and close the phase locked loop, also
enabling the PLL to recover to normal operation. The MPC93R51 is 3.3V compatible and requires no external loop filter
components. All inputs except PCLK and PCLK accept LVCMOS signals while the outputs provide LVCMOS compatible levels
with the capability to drive terminated 50 transmission lines. For series terminated transmission lines, each of the MPC93R51
outputs can drive one or two traces giving the devices an effective fanout of 1:18. The device is packaged in a 7x7 mm2 32-lead
LQFP package.
FA SUFFIX
LQFP PACKAGE
CASE 873A鈥?2
Features
W
Application Information
The fully integrated PLL of the MPC93R51 allows the low skew outputs to lock onto a clock input and distribute it with
essentially zero propagation delay to multiple components on the board. In zero-delay buffer mode, the PLL minimizes phase
offset between the outputs and the reference signal.
漏
Motorola, Inc. 2002
For More Information On This Product,
1
Go to: www.freescale.com

MPC93R51相關(guān)型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    Motorola, Inc [1:6 PCI CLOCK GENERATOR/ FANOUT BUFFER]
    MOTOROLA
  • 英文版
    1:6 PCI CLOCK GENERATOR/ FANOUT BUFFER
    MOTOROLA
  • 英文版
    1:6 PCI Clock Qenerator/Fanout Buffer
    Motorola
  • 英文版
    Motorola, Inc [LOW VOLTAGE CMOS 1:18 CLOCK DISTRIBUTION CHI...
    MOTOROLA
  • 英文版
    Motorola, Inc [LOW-VOLTAGE 1:9 DIFFERENTIAL ECL/HSTL TO HST...
    MOTOROLA
  • 英文版
    Low Voltage PLL Clock Drlver
    Motorola
  • 英文版
    Low Voltage PLL Clock Drlver
    Motorola
  • 英文版
    Motorola, Inc [LOW VOLTAGE PLL CLOCK DRIVER]
    MOTOROLA
  • 英文版
    Motorola, Inc [LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP]
    MOTOROLA
  • 英文版
    Low Voltage 1:27 Clock Dlstrlbutlon Chlp
    Motorola
  • 英文版
    Motorola, Inc [LOW VOLTAGE 1:10 CMOS CLOCK DRIVER]
    MOTOROLA
  • 英文版
    Motorola, Inc [LOW VOLTAGE 1:9 CLOCK DISTRIBUTION CHIP]
    MOTOROLA
  • 英文版
    Motorola, Inc [LOW VOLTAGE 1:12 CLOCK DISTRIBUTION CHIP]
    MOTOROLA
  • 英文版
    Motorola, Inc [LOW VOLTAGE 1:15 PECL TO CMOS CLOCK DRIVER]
    MOTOROLA
  • 英文版
    Low Voltage PLL Clock Drlver
    Motorola
  • 英文版
    Low Voltage PLL Clock Drlver
    Motorola
  • 英文版
    Low Voltage PLL Clock Drlver
    Motorola
  • 英文版
    Low Voltage PLL Clock Drlver
    Motorola
  • 英文版
    Low Voltage PLL Clock Drlver
    Motorola
  • 英文版
    Low Voltage PLL Clock Drlver
    Motorola

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！