音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

MPC92432FA Datasheet

  • MPC92432FA

  • Motorola, Inc [1360 MHz Dual Output LVPECL Clock Synthesize...

  • MOTOROLA   MOTOROLA

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

Freescale Semiconductor, Inc.
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order number: MPC92432
Rev 0, 06/2004
Product Preview
1360 MHz Dual Output LVPECL
Clock Synthesizer
The MPC92432 is a 3.3V compatible, PLL based clock synthesizer targeted
for high performance clock generation in mid-range to high-performance
telecom, networking, and computing applications. With output frequencies
from 21.25 MHz to 1360 MHz and the support of two differential PECL output
signals, the device meets the needs of the most demanding clock applications.
Features
MPC92432
1360 MHz LOW VOLTAGE
CLOCK SYNTHESIZER
Freescale Semiconductor, Inc...
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
21.25 MHz to 1360 MHz synthesized clock output signal
Two differential, LVPECL-compatible high-frequency outputs
Output frequency programmable through 2-wire I
2
C bus or parallel
interface
On-chip crystal oscillator for reference frequency generation
Alternative LVCMOS compatible reference clock input
Synchronous clock stop functionality for both outputs
LOCK indicator output (LVCMOS)
LVCMOS compatible control inputs
Fully integrated PLL
3.3-V power supply
48-lead LQFP
SiGe Technology
Ambient temperature range: 鈥?0擄C to +85擄C
SCALE 2:1
FA SUFFIX
48-LEAD LQFP PACKAGE
CASE 932
Applications
鈥?Programmable clock source for server, computing, and telecommunication systems
鈥?Frequency margining
鈥?Oscillator replacement
Functional Description
The MPC92432 is a programmable high-frequency clock source (clock synthesizer). The internal PLL generates a high-frequency
output signal based on a low-frequency reference signal. The frequency of the output signal is programmable and can be changed
on the fly for frequency margining purpose.
The internal crystal oscillator uses the external quartz crystal as the basis of its frequency reference. Alternatively, a LVCMOS com-
patible clock signal can be used as a PLL reference signal. The frequency of the internal crystal oscillator is divided by a selectable
divider and then multiplied by the PLL. The VCO within the PLL operates over a range of 1360 to 2720 MHz. Its output is scaled by
a divider that is configured by either the I
2
C or parallel interfaces. The crystal oscillator frequency f
XTAL
, the PLL pre-divider P, the
feedback-divider M, and the PLL post-divider N determine the output frequency. The feedback path of the PLL is internal.
The PLL post-divider N is configured through either the I
2
C or the parallel interfaces, and can provide one of six division ratios (2,
4, 8, 16, 32, 64). This divider extends the performance of the part while providing a 50% duty cycle. The high-frequency outputs, Q
A
and Q
B
, are differential and are capable of driving a pair of transmission lines terminated 50
鈩?/div>
to V
CC
鈥?2.0 V. The second high-fre-
quency output, Q
B
, can be configured to run at either 1x or 1/2x of the clock frequency or the first output (Q
A
). The positive supply
voltage for the internal PLL is separated from the power supply for the core logic and output drivers to minimize noise induced jitter.
The configuration logic has two sections: I
2
C and parallel. The parallel interface uses the values at the M[9:0], NA[2:0], NB, and P
parallel inputs to configure the internal PLL dividers. The parallel programming interface has priority over the serial I
2
C interface. The
serial interface is I
2
C compatible and provides read and write access to the internal PLL configuration registers. The lock state of the
PLL is indicated by the LVCMOS-compatible LOCK outputs.
This document contains certain information on a new product.
Specifications and information herein are subject to change without notice
.
漏 Motorola, Inc. 2004
For More Information On This Product,
Go to: www.freescale.com

MPC92432FA相關(guān)型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    Motorola, Inc [1:6 PCI CLOCK GENERATOR/ FANOUT BUFFER]
    MOTOROLA
  • 英文版
    1:6 PCI CLOCK GENERATOR/ FANOUT BUFFER
    MOTOROLA
  • 英文版
    1:6 PCI Clock Qenerator/Fanout Buffer
    Motorola
  • 英文版
    Motorola, Inc [LOW VOLTAGE CMOS 1:18 CLOCK DISTRIBUTION CHI...
    MOTOROLA
  • 英文版
    Motorola, Inc [LOW-VOLTAGE 1:9 DIFFERENTIAL ECL/HSTL TO HST...
    MOTOROLA
  • 英文版
    Low Voltage PLL Clock Drlver
    Motorola
  • 英文版
    Low Voltage PLL Clock Drlver
    Motorola
  • 英文版
    Motorola, Inc [LOW VOLTAGE PLL CLOCK DRIVER]
    MOTOROLA
  • 英文版
    Motorola, Inc [LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP]
    MOTOROLA
  • 英文版
    Low Voltage 1:27 Clock Dlstrlbutlon Chlp
    Motorola
  • 英文版
    Motorola, Inc [LOW VOLTAGE 1:10 CMOS CLOCK DRIVER]
    MOTOROLA
  • 英文版
    Motorola, Inc [LOW VOLTAGE 1:9 CLOCK DISTRIBUTION CHIP]
    MOTOROLA
  • 英文版
    Motorola, Inc [LOW VOLTAGE 1:12 CLOCK DISTRIBUTION CHIP]
    MOTOROLA
  • 英文版
    Motorola, Inc [LOW VOLTAGE 1:15 PECL TO CMOS CLOCK DRIVER]
    MOTOROLA
  • 英文版
    Low Voltage PLL Clock Drlver
    Motorola
  • 英文版
    Low Voltage PLL Clock Drlver
    Motorola
  • 英文版
    Low Voltage PLL Clock Drlver
    Motorola
  • 英文版
    Low Voltage PLL Clock Drlver
    Motorola
  • 英文版
    Low Voltage PLL Clock Drlver
    Motorola
  • 英文版
    Low Voltage PLL Clock Drlver
    Motorola

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務:
賣家服務:
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號,
第一時間獲取資訊。

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務的動力!意見一經(jīng)采納,將有感恩紅包奉上哦!