256KB and 512KB BurstRAM鈩?/div>
Secondary Cache Modules for
PowerPC鈩?PReP/CHRP Platforms
The MPC2004 and MPC2005 are designed to provide burstable, high perfor-
mance 256KB/512KB L2 cache for the PowerPC 60x microprocessor family in
conformance with the PowerPC Reference Platform (PReP) and the PowerPC
Common Hardware Reference Platform (CHRP) specifications. The modules
are configured as 32K x 72 and 64K x 72 bits in a 182 (91 x 2) pin DIMM format.
Each module uses four of Motorola鈥檚 5 V 32K x 18 or 64K x 18 BurstRAMs and
a 5 V cache tag RAM configured as 16K x 12 for tag field plus 16K x 2 for valid and
dirty status bits.
Bursts can be initiated with the SRAMADS signal. Subsequent burst address-
es are generated internal to the BurstRAM by the SRAMCNTEN signal.
Write cycles are internally self timed and are initiated by the rising edge of the
clock (CLKx) inputs. Eight write enables are provided for byte write control.
Presence detect pins are available for auto configuration of the cache control.
A serial EEPROM is optional to provide more in鈥揹epth description of the
cache module.
The module family pinout will support 5 V and 3.3 V components for a clear path
to lower voltage and power savings. Both power supplies must be connected.
These cache modules are plug and pin compatible with the MPC2006, a 1MB
synchronous module also designed for the PReP and CHRP specifications.
They are also compatible with the MPC2007 and MPC2009, 256KB and 1MB re-
spectively, asynchronous cache modules.
鈥?/div>
PowerPC鈥搒tyle Burst Counter on Chip
鈥?/div>
Flow鈥揟hrough Data I/O
鈥?/div>
Module Requires Both 3.3 V and 5 V Power Supplies
鈥?/div>
Multiple Clock Pins for Reduced Loading
鈥?/div>
All Cache Data and Tag I/Os are LVTTL (3.3 V) Compatible
鈥?/div>
Three State Outputs
鈥?/div>
Byte Write Capability
鈥?/div>
Fast Module Clock Rates: 66 MHz
鈥?/div>
Fast SRAM Access Times: 10 ns for Tag RAM Match
9 ns for Data RAM
鈥?/div>
Decoupling Capacitors for Each Fast Static RAM
鈥?/div>
High Quality Multi鈥揕ayer FR4 PWB With Separate Power and Ground Planes
鈥?/div>
182 Pin Card Edge Module
鈥?/div>
Burndy Connector, Part Number: ELF182JSC鈥?Z50
BurstRAM is a trademark of Motorola.BurstRAM is a trademark of Motorola.
PowerPC is a trademark of International Business Machines Corp.
MPC2004
MPC2005
This document contains information on a new product. Specifications and information herein are subject to change without notice.
5/95
漏
Motorola, Inc. 1995
MOTOROLA FAST SRAM
MPC2004鈥PC2005
6鈥?
next
MPC2005相關(guān)型號PDF文件下載
-
型號
版本
描述
廠商
下載
-
英文版
Low-speed USB micro-controller
MEGAWIN
-
英文版
256KB Asynchronous Secondary Cache Module for PowerPC
-
英文版
256KB Asynchronous Secondary Cache Module for PowerPC
MOTOROLA [...
-
英文版
256KB and 512KB BurstRAM Secondary Cache Module for PowerPC ...
-
英文版
256KB and 512KB BurstRAM Secondary Cache Module for PowerPC ...
MOTOROLA [...
-
英文版
256KB and 512KB BurstRAM Secondary Cache Modules for PowerPC...
-
英文版
256KB and 512KB BurstRAM Secondary Cache Modules for PowerPC...
MOTOROLA [...
-
英文版
256KB and 512KB BurstRAM Secondary Cache Modules for PowerPC...
-
英文版
256KB and 512KB BurstRAM Secondary Cache Modules for PowerPC...
MOTOROLA [...
-
英文版
256KB and 512KB BurstRAM Secondary Cache Modules for PowerPC...
-
英文版
256KB and 512KB BurstRAM Secondary Cache Modules for PowerPC...
MOTOROLA [...
-
英文版
-
英文版
COMMON MODE CHOKE
MICRO-ELECTRONI...
-
英文版
COMMON MODE CHOKE
MICRO-ELECTRONI...
-
英文版
Integrated Secondary Cache for PowerPC Microprocessors
-
英文版
Integrated Secondary Cache for PowerPC Microprocessors
MOTOROLA [...
-
英文版
Low-speed USB micro-controller
MEGAWIN
-
英文版
256KB/512KB BurstRAM Secondary Cache Modules for PowerPC PRe...
-
英文版
256KB/512KB BurstRAM Secondary Cache Modules for PowerPC PRe...
MOTOROLA [...
-
英文版
512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC P...