For Communications Equipment
MN6152U
PLL LSI with Built-In Prescaler
Overview
The MN6152U is a CMOS LSI for a phase-locked loop
(PLL) frequency synthesizer with serial data input.
It consists of a two-coefficient prescaler, variable
frequency divider, phase comparator, and charge pump.
It offers high-speed operation on a low power supply
voltage (1.8 to 2.5 V) and low power consumption (5 mW
for V
DD
=2.0 V, F
IN
=100 MHz).
Other features include intermittent operation by the
power save (PS) control signal and high-speed pull-in that
rapidly corrects the phase differences occurring at the start
of operation.
Pin Assignment
X
IN
X
OUT
FV
V
DD
D
OP
V
SS
LD
F
IN
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
OR
OV
LC
FR
PS
LE
DATA
CLK
Features
Low power supply voltage: V
DD
=1.8 to 2.5V
Low power consumption: 5mW (V
DD
=2.0V,
F
IN
=100MHz)
High-speed operation:
F
IN
=175MHz
Frequency dividing ratios in reference frequency
dividing stage: 5 to 131,071
Frequency dividing ratios in comparator stage: 272 to
262,143
Lock detector output pin
Two types of phase comparator output
- Internal charge pump output
- Output for external charge pump
Output monitor pins for both comparator and refer-
ence frequency dividing stages
(TOP VIEW)
SSOP016-P-0225