鈥?/div>
Variable or fixed delay of analog signals
2
CP2
s
Applications
s
Block Diagram
8
7
5
V
D2
OUT
V
D1
IN
3
1024-Stage
BBD
4
s
Pin Descriptions
Pin No. Symbol
1
2
3
4
GND
CP2
IN
V
DD
Pin Name
Ground pin
Clock input 2
Signal input pin
V
DD
apply pin
Connected to ground.
Basic clock pulse is applied to transfer electric charge of BBD.
Analog signal to be delayed is input. Most suitable DC bias should be applied to this pin.
Bias is applied to the gate of MOS transistor which is inserted in series with clock pulse
input gate of the BBD transfer gate.
Furthermore, voltage is supplied to step-up circuit.
The same phase clock pulse as CP1 is applied through capacitor.
Clock pulse of inverted phase to CP2 is applied.
Composed signal of 1024th and 1025th stages is output.
The same phase clock pulse as CP2 is applied through capacitor.
Description
5
6
7
8
V
D1
CP1
OUT
V
D2
V
D1
apply pin
Clock input 1
Output pin
V
D2
apply pin
GND
V
DD
1
1