錛?/div>
conversion 鏗乶ish, Automatic transfer, Key
interrupts
Timer counter
0
:
8-bit
脳
1
(timer pulse output, event count, added pulse (2-bit) system PWM output, generation of remote control carrier, simple
pulse measurement, real time output control)
Timer counter
1
:
8-bit
脳
1
(timer pulse output, event count,
16-bit
cascade connected (timer
0, 1)
timer synchronous output event)
Timer counter
2
:
8-bit
脳
1
(timer pulse output, event count, added pulse (2-bit) system PWM output, simple pulse measurement,
24-bit
cascade
connected (timer
0, 1, 2),
timer synchronous output event, real timer output control)
Timer counter
3
:
8-bit
脳
1
(timer pulse output, event count, generation of remote control carrier,
16-bit
cascade connected (timer
2, 3), 32-bit
cascade connected (timer
0, 1, 2, 3))
Timer counter
4
:
8-bit
脳
1
(timer pulse output, added pulse (2-bit) system PWM output, event count, serial transfer clock, simple pulse
measurement)
Timer counter
6
:
8-bit
free run timer, time base timer
Timer counter
7
:
16-bit
脳
1
(timer pulse output, event count, High accuracy PWM, High performance IGBT output (cycle/duty continuous variable)
timer synchronous output event, input capture (Both edge available), real timer output control), double buffer compare
register
Timer counter
8
:
16-bit
脳
1
(timer pulse output, event count, High accuracy PWM output (cycle/duty continuous variable) pulse width measurement,
input capture (Both edge available),
32-bit
cascade connected (Timer
7
,
8), 32-bitPWM
output, synchronous output
event), double buffer compare register
Timer counter A :
8-bit
脳
1
(event count, Serial transfer clock timer, clock for function (timer, serial, LCD))
Watchdog timer
飩?/div>
Timer Counter
飩?/div>
Serial interface
Serial
0
~
3
: UART (full duplex) / synchronous
脳
1
Serial
錛?/div>
: multi master I虜C / synchronous
脳
1
Serial
5
: I虜C slave
脳
1
飩?/div>
DMA controller
飩?/div>
I/O Pins
I/O
1
systems (External request/internal event request/software request maximum transfer cycles are
255)
70
common use, Speci鏗乪d pull-up/pull-down resistor available, Input/output selectable (bit-unit)
MAD00064AEM
next
MN101E31G相關(guān)型號PDF文件下載
-
型號
版本
描述
廠商
下載
-
英文版
LOW POWER QUINT DIFFERENTIAL LINE RECEIVER
NSC
-
英文版
LOW POWER QUINT DIFFERENTIAL LINE RECEIVER
NSC [Natio...
-
英文版
MN101C15
ETC
-
英文版
MN101C15
ETC [ETC]
-
英文版
Microcomputers/Controllers
PANASONIC
-
英文版
Microcomputers/Controllers
PANASONIC ...
-
英文版
The lower limit for operation guarantee for EPROM built-in t...
PANASONIC
-
英文版
The lower limit for operation guarantee for EPROM built-in t...
PANASONIC ...
-
英文版
Timer Counter
PANASONIC
-
英文版
Timer Counter
PANASONIC ...
-
英文版
Remote control input discriminant circuit built-in
PANASONIC
-
英文版
Remote control input discriminant circuit built-in
PANASONIC ...
-
英文版
Lower limit for operation guarantee for flash memory built-i...
PANASONIC
-
英文版
Lower limit for operation guarantee for flash memory built-i...
PANASONIC ...
-
英文版
Timer counter 0 : 8-bit X 1
PANASONIC
-
英文版
Timer counter 0 : 8-bit X 1
PANASONIC ...
-
英文版
The lower limit for operation guarantee for flash memory bui...
PANASONIC
-
英文版
The lower limit for operation guarantee for flash memory bui...
PANASONIC ...
-
英文版
MN101C67D
PANASONIC
-
英文版
MN101C67D
PANASONIC ...