鈮?/div>
10
碌s)
Total PD @ TA = 25擄C mounted on 1鈥?sq. Drain pad on FR鈥? bd material
Total PD @ TA = 25擄C mounted on 0.70鈥?sq. Drain pad on FR鈥? bd material
Total PD @ TA = 25擄C mounted on min. Drain pad on FR鈥? bd material
Derate above 25擄C
Operating and Storage Temperature Range
Single Pulse Drain鈥搕o鈥揝ource Avalanche Energy 鈥?Starting TJ = 25擄C
(VDD = 25 Vdc, VGS = 5.0 Vdc, Peak IL = 3.4 Apk, L = 10 mH, RG = 25
鈩?/div>
)
Thermal Resistance
鈥?Junction to Ambient on 1鈥?sq. Drain pad on FR鈥? bd material
鈥?Junction to Ambient on 0.70鈥?sq. Drain pad on FR鈥? bd material
鈥?Junction to Ambient on min. Drain pad on FR鈥? bd material
Maximum Lead Temperature for Soldering Purposes, 1/8鈥?from case for 10 seconds
Symbol
VDSS
VDGR
VGS
VGSM
ID
ID
IDM
PD
TM
TMOS POWER FET
1.5 AMPERES
60 VOLTS
RDS(on) = 0.140 OHM
D
4
G
S
1
2
3
CASE 318E鈥?4, Style 3
TO鈥?61AA
Value
60
60
鹵
15
鹵
20
1.5
1.2
5.0
2.1
1.7
0.94
6.3
鈥?55 to 175
58
Unit
Vdc
Vdc
Vdc
Vpk
Adc
Apk
Watts
mW/擄C
擄C
mJ
擄C/W
TJ, Tstg
EAS
R
胃JA
R
胃JA
R
胃JA
TL
70
88
159
260
擄C
Designer鈥檚 Data for 鈥淲orst Case鈥?Conditions
鈥?The Designer鈥檚 Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit
curves 鈥?representing boundaries on device characteristics 鈥?are given to facilitate 鈥渨orst case鈥?design.
E鈥揊ET, Designer鈥檚, and TMOS V are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.
REV 1
漏
Motorola TMOS
Motorola, Inc. 1996
Power MOSFET Transistor Device Data
1
next