MM74HC589 8-Bit Shift Registers with Input Latches and 3-STATE Serial Output
September 1983
Revised February 1999
MM74HC589
8-Bit Shift Registers with Input Latches and 3-STATE
Serial Output
General Description
The MM74HC589 high speed shift register utilizes
advanced silicon-gate CMOS technology to achieve the
high noise immunity and low power consumption of stan-
dard CMOS integrated circuits, as well as the ability to
drive 15 LS-TTL loads.
The MM74HC589 comes in a 16-pin package and consists
of an 8-bit storage latch feeding a parallel-in, serial-out 8-
bit shift register. Data can also be entered serially the shift
register through the SER pin. Both the storage register and
shift register have positive-edge triggered clocks, RCK and
SCK, respectively. SLOAD pin controls parallel LOAD or
serial shift operations for the shift register. The shift register
has a 3-STATE output to enable the wire-ORing of multiple
devices on a serial bus.
The 74HC logic family is speed, function, and pin-out com-
patible with the standard 74LS logic family. All inputs are
protected from damage due to static discharge by internal
diode clamps to V
CC
and ground.
Features
s
8-bit parallel storage register inputs
s
Wide operating voltage range: 2V鈥?V
s
Shift register has direct overriding load
s
Guaranteed shift frequency. . . DC to 30 MHz
s
Low quiescent current: 80
碌A
maximum (74HC Series)
s
3-STATE output for 鈥榃ire-OR'
Ordering Code:
Order Number
MM74HC589M
MM74HC589SJ
MM74HC589MTC
MM74HC589N
Package Number
M16A
M16D
MTC16
N16E
Package Description
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150鈥?Narrow
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300鈥?Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter 鈥淴鈥?to the ordering code.
Connection Diagram
Pin Assignments for DIP, SOIC, SOP and TSSOP
Truth Table
RCK SCK SLOAD OE
X
X
鈫?/div>
鈫?/div>
X
X
X
X
X
X
X
L
H
L
X
X
Function
Q
H
in Hi-Z State
Q
H
is enabled
Data loaded into input latches
Data loaded into shift register
from pins
H or L
X
L
X
Data loaded from latches to
shift register
X
鈫?/div>
鈫?/div>
H
X
Shift register is shifted. Data
on SER pin is shifted in.
鈫?/div>
H
X
Data is shifted in shift register,
and data is loaded into latches
Top View
漏 1999 Fairchild Semiconductor Corporation
DS005368.prf
www.fairchildsemi.com
MM74HC589M 產(chǎn)品屬性
48
集成電路 (IC)
邏輯 - 移位寄存器
74HC
移位寄存器
標準
1
8
通用
2 V ~ 6 V
-40°C ~ 85°C
表面貼裝
16-SOIC（0.154"，3.90mm 寬）
16-SOIC
管件
MM74HC589M相關(guān)型號PDF文件下載
-
型號
版本
描述
廠商
下載
-
英文版
National Semiconductor [Synchronous Decade Counter with Asy...
NSC
-
英文版
Quad 2-Input NAND Gate, Quad 2-Input NOR Gate, Hex Inverter,...
NSC
-
英文版
Quad 2-Input NAND Gate . Quad 2-Input NOR Gate . Hex Inverte...
FAIRCHILD
-
英文版
Quad 2-Input NAND Gate . Quad 2-Input NOR Gate . Hex Inverte...
FAIRCHILD ...
-
英文版
Quad 2-Input NAND Gate, Quad 2-Input NOR Gate, Hex Inverter,...
NSC [Natio...
-
英文版
Quad 2-Input NAND Gate . Quad 2-Input NOR Gate . Hex Inverte...
FAIRCHILD
-
英文版
Quad 2-Input NAND Gate, Quad 2-Input NOR Gate, Hex Inverter,...
NSC
-
英文版
Quad 2-Input NAND Gate, Quad 2-Input NOR Gate, Hex Inverter,...
NSC [Natio...
-
英文版
Quad 2-Input NAND Gate . Quad 2-Input NOR Gate . Hex Inverte...
FAIRCHILD ...
-
英文版
Quad 2-Input NAND Gate . Quad 2-Input NOR Gate . Hex Inverte...
FAIRCHILD
-
英文版
Quad 2-Input NAND Gate, Quad 2-Input NOR Gate, Hex Inverter,...
NSC
-
英文版
Quad 2-Input NAND Gate, Quad 2-Input NOR Gate, Hex Inverter,...
NSC [Natio...
-
英文版
Quad 2-Input NAND Gate . Quad 2-Input NOR Gate . Hex Inverte...
FAIRCHILD ...
-
英文版
Quad 2-Input AND Gate
FAIRCHILD
-
英文版
Quad 2-Input AND Gate
NSC
-
英文版
Quad 2-Input AND Gate
NSC [Natio...
-
英文版
Quad 2-Input AND Gate
FAIRCHILD ...
-
英文版
Quad 2-Input NAND Gate, Quad 2-Input NOR Gate, Hex Inverter,...
NSC
-
英文版
Quad 2-Input NAND Gate, Quad 2-Input NOR Gate, Hex Inverter,...
NSC [Natio...
-
英文版
Hex Schmitt Trigger
NSC
1
2
3
4
5
6
7
8
9
