CLEAR input. All four Q outputs are cleared to a logical 鈥?鈥?/div>
and all four Q outputs to a logical 鈥?.鈥?/div>
The 74HC logic family is functionally as well as pin-out
compatible with the standard 74LS logic family. All inputs
are protected from damage due to static discharge by inter-
nal diode clamps to V
CC
and ground.
Features
s
Typical propagation delay: 15 ns
s
Wide operating supply voltage range: 2鈥?V
s
Low input current: 1
碌A(chǔ)
maximum
s
Low quiescent supply current: 80
碌A(chǔ)
maximum (74HC)
s
High output drive current: 4 mA minimum (74HC)
Ordering Code:
Order Number
MM74HC175M
MM74HC175SJ
MM74HC175MTC
MM74HC175N
Package Number
M16A
M16D
MTC16
N16E
Package Description
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150鈥?Narrow
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300鈥?Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter 鈥淴鈥?to the ordering code.
Connection Diagram
Pin Assignments for DIP, SOIC, SOP and TSSOP
Truth Table
(Each Flip-Flop)
Inputs
Outputs
Clear
L
H
H
H
Clock
X
鈫?/div>
鈫?/div>
L
D
X
H
L
X
Q
L
H
L
Q
0
Q
H
L
H
Q
0
H
=
HIGH Level (steady state)
L
=
LOW Level (steady state)
X
=
Irrelevant
鈫?=
Transition from LOW-to-HIGH level
Q
0
=
The level of Q before the indicated steady-state input conditions were
established
Top View
漏 1999 Fairchild Semiconductor Corporation
DS005319.prf
www.fairchildsemi.com
next