MM54C175 MM74C175 Quad D Flip-Flop
February 1988
MM54C175 MM74C175 Quad D Flip-Flop
General Description
The MM54C175 MM74C175 consists of four positive-edge
triggered D type flip-flops implemented with monolithic
CMOS technology Both are true and complemented out-
puts from each flip-flop are externally available All four flip-
flops are controlled by a common clock and a common
clear Information at the D inputs meeting the set-up time
requirements is transferred to the Q outputs on the positive-
going edge of the clock pulse The clearing operation en-
abled by a negative pulse at Clear input clears all four Q
outputs to logical 鈥樷€?鈥欌€?and Q鈥檚 to logical 鈥樷€?鈥欌€?/div>
All inputs are protected from static discharge by diode
clamps to V
CC
and GND
Features
Y
Y
Y
Y
Wide supply voltage range
Guaranteed noise margin
High noise immunity
Low power TTL compatibility
3V to 15V
1 0V
0 45 V
CC
(typ )
Fan out of 2
driving 74L
Connection Diagram
Truth Table
Dual-In-Line Package
TL F 5900 鈥?1
Top View
Order Number MM54C175 or MM74C175
Each Flip-Flop
Inputs
Clear
L
H
H
H
H
Clock
X
D
X
H
L
X
X
Q
L
H
L
NC
NC
Outputs
Q
H
L
H
NC
NC
u
u
H
L
H
e
High level
L
e
Low level
X
e
Irrelevant
e
Transition from low to high level
NC
e
No change
u
C
1995 National Semiconductor Corporation
TL F 5900
RRD-B30M105 Printed in U S A
1
2
3
4
5
6
