Power Dissipation, per Package鈥?/div>
Storage Temperature
Lead Temperature (8鈥揝econd Soldering)
mA
mW
D SUFFIX
SOIC
CASE 751B
ORDERING INFORMATION
MC14XXXBCP
MC14XXXBCL
MC14XXXBD
Plastic
Ceramic
SOIC
TA = 鈥?55擄 to 125擄C for all packages.
_
C
_
C
PIN ASSIGNMENT
D4
D5
D6
D7
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
VDD
Eout
GS
D3
D2
D1
D0
Q0
* Maximum Ratings are those values beyond which damage to the device may occur.
鈥燭emperature Derating:
Plastic 鈥淧 and D/DW鈥?Packages: 鈥?7.0 mW/
_
C From 65
_
C To 125
_
C
Ceramic 鈥淟鈥?Packages: 鈥?12 mW/
_
C From 100
_
C To 125
_
C
TRUTH TABLE
Input
Ein
0
1
1
1
1
1
1
1
1
1
D7
X
0
1
0
0
0
0
0
0
0
D6
X
0
X
1
0
0
0
0
0
0
D5
X
0
X
X
1
0
0
0
0
0
D4
X
0
X
X
X
1
0
0
0
0
D3
X
0
X
X
X
X
1
0
0
0
D2
X
0
X
X
X
X
X
1
0
0
D1
X
0
X
X
X
X
X
X
1
0
D0
X
0
X
X
X
X
X
X
X
1
GS
0
0
1
1
1
1
1
1
1
1
Q2
0
0
1
1
1
1
0
0
0
0
Output
Q1
0
0
1
1
0
0
1
1
0
0
Q0
0
0
1
0
1
0
1
0
1
0
Eout
0
1
0
0
0
0
0
0
0
0
Ein
Q2
Q1
VSS
X = Don鈥檛 Care
This device contains protection circuitry to guard against damage
due to high static voltages or electric fields. However, precautions must
be taken to avoid applications of any voltage higher than maximum rated
voltages to this high-impedance circuit. For proper operation, Vin and
Vout should be constrained to the range VSS
鈮?/div>
(Vin or Vout)
鈮?/div>
VDD.
Unused inputs must always be tied to an appropriate logic voltage
level (e.g., either VSS or VDD). Unused outputs must be left open.
REV 3
1/94
漏
MOTOROLA CMOS LOGIC DATA
Motorola, Inc. 1995
MC14532B
1
next