音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

MC100LVEL32DR2G Datasheet

  • MC100LVEL32DR2G

  • ON Semiconductor [3.3V ECL ±2 Divider]

  • ONSEMI

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

MC100LVEL32
3.3V ECL
梅2
Divider
Description
The MC100LVEL32 is an integrated
梅2
divider. The LVEL32 is
functionally identical to the EL32, but operates from a 3.3 V supply.
The reset pin is asynchronous and is asserted on the rising edge.
Upon power-up, the internal flip-flop will attain a random state; the
reset allows for the synchronization of multiple LVEL32鈥檚 in a system.
The V
BB
pin, an internally generated voltage supply, is available to
this device only. For single-ended input conditions, the unused
differential input is connected to V
BB
as a switching reference voltage.
V
BB
may also rebias AC coupled inputs. When used, decouple V
BB
and V
CC
via a 0.01
mF
capacitor and limit current sourcing or sinking
to 0.5 mA. When not used, V
BB
should be left open.
Features
http://onsemi.com
MARKING
DIAGRAMS*
8
1
SOIC鈭?
D SUFFIX
CASE 751
8
1
TSSOP鈭?
DT SUFFIX
CASE 948R
8
KVL32
ALYW
G
1
鈥?/div>
510 ps Propagation Delay
鈥?/div>
2.6 GHz Typical Maximum Frequency
鈥?/div>
ESD Protection: Human Body Model; >4 kV,
鈥?/div>
PECL Mode Operating Range:
8
KV32
ALYWG
G
Machine Model; >200 V
鈥?/div>
The 100 Series Contains Temperature Compensation
V
CC
= 3.0 V to 3.8 V with V
EE
= 0 V
鈥?/div>
NECL Mode Operating Range:
V
CC
= 0 V with V
EE
=
鈭?.0
V to
鈭?.8
V
鈥?/div>
Internal Input Pulldown Resistors
1
1
DFN8
MN SUFFIX
CASE 506AA
鈥?/div>
Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
鈥?/div>
Moisture Sensitivity Level 1
For Additional Information, see Application Note AND8003/D
鈥?/div>
Flammability Rating: UL 94 V鈭? @ 0.125 in,
Oxygen Index: 28 to 34
鈥?/div>
Transistor Count = 111 devices
鈥?/div>
Pb鈭扚ree Packages are Available
A
L
Y
W
M
G
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Date Code
= Pb鈭扚ree Package
(Note: Microdot may be in either location)
*For additional marking information, refer to
Application Note AND8002/D.
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 5 of this data sheet.
Semiconductor Components Industries, LLC, 2006
December, 2006
鈭?/div>
Rev. 9
1
Publication Order Number:
MC100LVEL32/D
4E M
G
G
4

MC100LVEL32DR2G PDF文件相關(guān)型號

MC100LVEL32DTR2G,MC100LVEL32MNR4,MC100LVEL32MNR4G

MC100LVEL32DR2G 產(chǎn)品屬性

  • 2,500

  • 集成電路 (IC)

  • 邏輯 -計(jì)數(shù)器,除法器

  • 100LVEL

  • 除以 2

  • -

  • 1

  • 1

  • 異步

  • -

  • 2.6GHz

  • 正,負(fù)

  • 3 V ~ 3.8 V

  • -40°C ~ 85°C

  • 表面貼裝

  • 8-SOIC(0.154",3.90mm 寬)

  • 8-SOICN

  • 帶卷 (TR)

MC100LVEL32DR2G相關(guān)型號PDF文件下載

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù):
賣家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號,
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務(wù)的動(dòng)力!意見一經(jīng)采納,將有感恩紅包奉上哦!