MC10E211, MC100E211
5V ECL 1:6 Differential
Clock Distribution Chip
Description
The MC10E/100E211 is a low skew 1:6 fanout device designed
explicitly for low skew clock distribution applications.
The E211 features a multiplexed clock input to allow for the
distribution of a lower speed scan or test clock along with the high
speed system clock. When LOW (or left open in which case it will be
pulled LOW by the input pulldown resistor) the SEL pin will select the
differential clock input.
Both a common enable and individual output enables are provided.
When asserted the positive output will go LOW on the next negative
transition of the CLK (or SCLK) input. The enabling function is
synchronous so that the outputs will only be enabled/disabled when
the outputs are already in the LOW state. In this way the problem of
runt pulse generation during the disable operation is avoided. Note that
the internal flip flop is clocked on the falling edge of the input clock
edge, therefore all associated specifications are referenced to the
negative edge of the CLK input.
The output transitions of the E211 are faster than the standard
ECLinPS edge rates. This feature provides a means of distributing
higher frequency signals than capable with the E111 device. Because
of these edge rates and the tight skew limits guaranteed in the
specification, there are certain termination guidelines which must be
followed. For more details on the recommended termination schemes
please refer to the applications information section of this data sheet.
The V
BB
pin, an internally generated voltage supply, is available to
this device only. For single鈭抏nded input conditions, the unused
differential input is connected to V
BB
as a switching reference voltage.
V
BB
may also rebias AC coupled inputs. When used, decouple V
BB
and V
CC
via a 0.01
mF
capacitor and limit current sourcing or sinking
to 0.5 mA. When not used, V
BB
should be left open.
The 100 Series contains temperature compensation.
Features
http://onsemi.com
PLCC鈭?8
FN SUFFIX
CASE 776
MARKING DIAGRAM*
1
MCxxxE211FNG
AWLYYWW
xxx
A
WL
YY
WW
G
= 10 or 100
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb鈭扚ree Package
*For additional marking information, refer to
Application Note AND8002/D.
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 9 of this data sheet.
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Guaranteed Low Skew Specification
Synchronous Enabling/Disabling
Multiplexed Clock Inputs
V
BB
Output for Single鈭扙nded Use
Common and Individual Enable/Disable Control
High Bandwidth Output Transistors
PECL Mode Operating Range: V
CC
= 4.2 V to 5.7 V
with V
EE
= 0 V
鈥?/div>
NECL Mode Operating Range: V
CC
= 0 V with V
EE
=
鈭?.2
V to
鈭?.7
V
鈥?/div>
Internal Input 75 kW Pulldown Resistors
鈥?/div>
ESD Protection: Human Body Model; > 2 kV,
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Machine Model; > 100 V
Meets or Exceeds JEDEC Spec EIA/JESD78 IC
Latchup Test
Moisture Sensitivity Level: Pb = 1; Pb鈭扚ree = 3
For Additional Information, see Application Note
AND8003/D
Flammability Rating: UL 94 V鈭? @ 0.125 in,
Oxygen Index: 28 to 34
Transistor Count = 457 devices
Pb鈭扚ree Packages are Available*
*For additional information on our Pb鈭扚ree strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
漏
Semiconductor Components Industries, LLC, 2006
November, 2006
鈭?/div>
Rev. 12
1
Publication Order Number:
MC10E211/D
MC100E211FNG PDF文件相關(guān)型號
MC100E211FNR2G,MC10E211FNR2G
MC100E211FNG 產(chǎn)品屬性
37
集成電路 (IC)
時鐘/計時 - 時鐘緩沖器，驅(qū)動器
100E
扇出緩沖器（分配），多路復(fù)用器
1
2:6
是/是
ECL，PECL
ECL，PECL
700MHz
4.2 V ~ 5.7 V
0°C ~ 85°C
表面貼裝
28-LCC（J 形引線）
28-PLCC（11.51x11.51）
管件
MC100E211FNG相關(guān)型號PDF文件下載
1
2
3
4
5
6
7
8
9
10
11
