錚?/div>
= I
OL
= 4 mA (MIN.) FOR Q
A
, TO Q
H
BALANCED PROPAGATION DELAYS
t
PLH
= t
PHL
WIDE OPERATING VOLTAGE RANGE
V
CC
(OPR) = 2 V TO 6 V
PIN AND FUNCTION COMPATIBLE
WITH 54/74LS299
B1R
(Plastic Package)
F1R
(Ceramic Package)
M1R
(Micro Package)
C1R
(Chip Carrier)
ORDER CODES :
M54HCXXXF1R
M74HCXXXM1R
M74HCXXXB1R
M74HCXXXC1R
PIN CONNECTIONS
(top view)
DESCRIPTION
The M54/74HC299/323 are high speed CMOS 8-
BIT PIPO SHIFT REGISTERS (3-STATE) fabri-
cated with silicon gate C
2
MOS technology.
They achieve the high speed operation similar to
equivalent LSTTL while maintaining the CMOS low
power consumption.
These devices have four modes (HOLD, SHIFT
LEFT, SHIFT RIGHT and LOAD DATA). Each mode
is chosen by two function select inputs (S0, S1).
When one or both enable inputs, (G1, G2) are high,
the eight input/output terminals are in the high-
impedance state ; however sequential operation or
clearing of the register is not affected.
Clear function on the HC299 is asynchronous to
CLOCK, while the HC323 is cleared synchronous to
clock.
All inputs are equipped with protection circuits
against static discharge and transient excess volt-
age.
October 1993
NC =
No Internal
Connection
1/15