Integrated
Circuit
Systems, Inc.
Product Brief
M2006-02/-12
VCSO B
ASED
FEC C
LOCK
PLL / H
ITLESS
S
WITCHING
O
PTION
P
IN
A
SSIGNMENT
(9 x 9 mm SMT)
FIN_SEL1
GND
FIN_SEL0
FEC_SEL0
FEC_SEL1
FEC_SEL2
FEC_SEL3
VCC
DNC
DNC
DNC
NC
or
APC
DIF_REF0
nDIF_REF0
REF_SEL
DIF_REF1
nDIF_REF1
VCC
G
ENERAL
D
ESCRIPTION
The M2006-02 and -12 are VCSO (Voltage Controlled
SAW Oscillator) based clock generator PLLs designed
for clock frequency translation and jitter attenuation.
They support both forward and inverse FEC (Forward
Error Correction) clock multiplication ratios, which are
pin-selected from pre-programming look-up tables.
The M2006-12 adds Hitless Switching and Phase
Build-out to enable SONET (GR-253) / SDH (G.813)
MTIE and TDEV compliance during reference clock
reselection. Hitless Switching (HS) engages when a
4ns or greater clock phase change is detected.
This phase-change triggered implementation of HS
is not recommended when using an unstable
reference (more than 1ns jitter pk-to-pk) or when the
resulting phase detector frequency is less than
5MHz. Refer to full product data sheet for more
information.
27
26
25
24
23
22
21
20
19
28
29
30
31
32
33
34
35
36
M2006-02
M2006-12
(Top View)
18
17
16
15
14
13
12
11
10
P0_SEL
P1_SEL
nFOUT0
FOUT0
GND
nFOUT1
FOUT1
VCC
GND
F
EATURES
鈥?/div>
Pin-selectable PLL divider ratios support forward
and inverse FEC ratio translation, including:
鈥?255/238 (OTU1) Mapping and 238/255 De-mapping
鈥?255/237 (OTU2) Mapping and 237/255 De-mapping
鈥?255/236 (OTU3) Mapping and 236/255 De-mapping
Example I/O Clock Frequency Combinations
Using
M2006-02/-12-622.0800 and
Inverse FEC Ratios
FEC PLL Ratio
Mfec / Rfec
1/1
238/255
237/255
236/255
Base Input Rate
1
(MHz)
622.0800
666.5143
669.3266
672.1627
Output Clock
(either output)
MHz
622.08
or
155.52
鈥?/div>
Supports input reference and VCSO frequencies up
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
to 700MHz, supports loop timing modes
(Specify VCSO frequency at time of order)
Low phase jitter < 0.5 ps rms typical
(12kHz to 20MHz or 50kHz to 80MHz)
M2006-12 includes
APC
pin for Phase Build-out
function (for absorption of the input phase change)
Commercial and Industrial temperature grades
Single 3.3V power supply
Small 9 x 9 mm SMT (surface mount) package
Note 1: Input reference clock can be the base frequency shown
divided by 鈥淢fin鈥? as shown in the following table.
Mfin Divider and Example Input Frequencies
FIN_SEL1:0
Mfin Value
1
4
8
32
1
1
0
0
1
0
1
0
S
IMPLIFIED
B
LOCK
D
IAGRAM
Loop
Filter
M2006-02 / M2006-12
M2006-12 only
APC
DIF_REF0
nDIF_REF0
DIF_REF1
nDIF_REF1
REF_SEL
4
2
0
Rfec Div
1
Mfec Div
Mfin Div
(1, 4, 8, or 32)
GND
GND
GND
OP_IN
nOP_OUT
nVC
VC
OP_OUT
nOP_IN
1
2
3
4
5
6
7
8
9
For Base Input Rate of 622.0800
Sample Ref. Freq. (MHz)
622.08
155.52
77.76
19.44
VCSO
P0 Div
(1 or 4)
FOUT0
nFOUT0
FEC_SEL3:0
FIN_SEL1:0
Mfec / Rfec
Divider LUT
Mfin Divider
LUT
P0_SEL
P1 Div
(1 or 4)
FOUT1
nFOUT1
P1_SEL
M2006-02/-12 PB Rev 2.2
M2006-02/-12 VCSO Based FEC Clock PLL / Hitless Switching
Revised 06Jul2004
鈼?/div>
I n t e g r a t e d C i r c u i t S y s t e m s, I n c .
Networking & Communications
鈼?/div>
w w w. i c s t . c o m
鈼?/div>
tel (508) 852-5400
M2006-12相關(guān)型號(hào)PDF文件下載
-
型號(hào)
版本
描述
廠商
下載
-
英文版
Ceramic/Cermet Attenuator
-
英文版
5x7 mm, 3.3 Volt, CMOS/LVPECL/LVDS, Clock Oscillator
MTRONPTI
-
英文版
M2001 Series 5x7 mm, 3.3 Volt, CMOS/LVPECL/LVDS, Clock Oscil...
MTRONPTI [...
-
英文版
Ceramic/Cermet Attenuator
VISAY [Vis...
-
英文版
PIR Light Controller for 3-Wire Applications
ETC
-
英文版
PIR Light Controller for 3-Wire Applications
ETC [ETC]
-
英文版
Ceramic/Cermet Attenuator
-
英文版
Ceramic/Cermet Attenuator
VISAY [Vis...
-
英文版
Adjustable Carbon Attenuators
-
英文版
Adjustable Carbon Attenuators
VISAY [Vis...
-
英文版
PIR Motion Detector
ETC
-
英文版
PIR Motion Detector
ETC [ETC]
-
英文版
M2001 Series 5x7 mm, 3.3 Volt, CMOS/LVPECL/LVDS, Clock Oscil...
MTRONPTI [...
-
英文版
Frequency Synthesizer
ICS
-
英文版
Frequency Synthesizer
ICST [Inte...
-
英文版
Frequency Synthesizer
ICS
-
英文版
Frequency Synthesizer
ICST [Integrate...
-
英文版
VCSO BASED FEC CLOCK PLL / HITLESS SWITCHING OPTION
ICSI
-
英文版
VCSO BASED FEC CLOCK PLL / HITLESS SWITCHING OPTION
ICSI [Inte...
-
英文版
VCSO BASED FEC CLOCK PLL / HITLESS SWITCHING OPTION
ICSI
1
