音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

LSI403Z Datasheet

  • LSI403Z

  • LSI403Z digital signal processor

  • 2頁

  • ETC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

LSI403Z Digital Signal Processor
Z S P
T M
A R C H I T E C T U R E P E R F O R M A N C E W I T H H I G H - E N D I N T E G R AT I O N
OVERVIEW
The LSI403Z is a low power 16-bit fixed-point digital signal processor (DSP)
based on the LSI Logic ZSP400 DSP core. The device has been designed for
applications requiring high throughput and flexibility coupled with a high speed
I/O, such as Voice over Networks CPE/IAD devices and audio applications. The
LSI403Z is capable of a maximum clock rate of 150 MHz for 600 MIPS peak
performance and sustained effective throughput of 300 DSP MIPS (MACs). The
device is also software compatible with all other products in the ZSP architecture,
and offers an unrivalled combination of code density, performance and ease of use.
FEATURES
鈥?/div>
150 MHz operation at 1.8V
鈥?/div>
2 high-speed serial/TDM ports
(T1/E1 framer, H.100/H.110 bit
stream compatible)
鈥?/div>
Low power modes
鈥?/div>
32K words on-chip RAM, 2K
words on-chip ROM
鈥?/div>
8-channel DMA controller
鈥?/div>
On-board PLL for clock generation
鈥?/div>
32-/16-bit external memory interface
鈥?/div>
2 on-board timers
鈥?/div>
IEEE 1149.1-compliant JTAG port
MEMORY
The internal memory structure of the LSI403Z comprises of 16K words of
on-chip instruction memory, 16K words of on-chip data memory, 2K words on-
chip boot ROM, and on-chip peripherals. Additionally, the boot ROM provides
start-up and self-test capabilities. Both synchronous and asynchronous devices
are supported including sync-burst SRAM. The external memory is logically
segmented into instruction, data, and peripheral spaces.
for real-time emulation
BENEFITS
鈥?/div>
300 MMAC sustained DSP
DMA
The DMA controller of the LSI403Z supports zero-overhead instruction or data
transfers to or from the entire 32K words of internal RAM to the memory interface
unit, host processor interface, or serial ports. The eight DMA channels are
segmented between four 鈥渋ndexed鈥?and four 鈥渘on-indexed鈥?channels. Indexed
channels have the ability to multiplex and de-multiplex data. Indexed channels can
also operate in non-indexed mode.
performance at 150 MHz
鈥?/div>
Direct interfacing to standard
telecommunications interfaces,
reducing system cost
鈥?/div>
High data throughput without
processor overhead
鈥?/div>
Low power per channel
鈥?/div>
Flexibility to optimize power
JTAG
PPL
Boot ROM
Program
Memory
16Kx16
Data
Memory
16Kx16
Instruction Unit
I-Cache
Data Unit
D-Cache
64b
consumption
ICU
64b
32b
DEU
Pipeline
Control
Unit
DSP Core
Register File
ALU 1
ALU 2
MAC 1
鈥?/div>
High data bandwidth to off-chip
devices
鈥?/div>
RTOS support and increased
system integration
鈥?/div>
Low overhead on chip debug
鈥?/div>
Ideal for Voice over DSL IAD designs
64b
32b
64b
32b
Bus I/F Unit
MAC 2
DMA
MXU
HPI
PIO
The
Communications
Company
TM
Load/Store Buffer Serial Port 0 Serial Port 1
Xbus
Figure 1. LSI403Z Functional Block Diagram

LSI403Z相關型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    LSI403Z digital signal processor
    ETC
  • 英文版
    LSI402ZX Board Design Considerations application note 7/02
    ETC
  • 英文版
    LSI402ZX digital signal processor
    LSI Logic
  • 英文版
    LSI40919 2 Gbit fibre channel host adapter
    ETC
  • 英文版
    LSI44929 2 Gbit fibre channel host adapter
    ETC
  • 英文版
    LSI40909G-S PCI to Fibre Channel host adapter for Sun Solari...
    ETC

您可能感興趣的PDF文件資料

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務:
賣家服務:
技術客服:

0571-85317607

網(wǎng)站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號,
第一時間獲取資訊。

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務的動力!意見一經(jīng)采納,將有感恩紅包奉上哦!