音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

LC78624E Datasheet

  • LC78624E

  • CMOS LSI

  • Sanyo

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

Ordering number : EN5811
CMOS LSI
LC78624E
Compact Disc Player DSP
Overview
The LC78624E is a CMOS LSI that implements the signal
processing and servo control required by compact disc
players. Including an EFM-PLL and text decoder, the
LC78624E strictly limits functionality to basic signal
processing and servo system operation to achieve the best
cost-performance balance for low-end players. As basic
functions, the LC78624E provides demodulation of the
EFM signal from the optical pickup, de-interleaving, error
detection and correction, and processes servo commands
sent from the control microcontroller.
Functions
鈥?Input signal processing: The LC78624E takes an HF
signal as input, digitizes (slices) that signal at a precise
level, converts that signal to an EFM signal, and
generates a PLL clock with an average frequency of
4.3218 MHz by comparing the phases of that signal and
an internal VCO.
鈥?Precise reference clock and necessary internal timing
generation using an external 16.9344 MHz crystal
oscillator
鈥?Disk motor speed control using a frame phase difference
signal generated from the playback clock and the
reference clock
鈥?Frame synchronization signal detection, protection and
interpolation to assure stable data readout
鈥?EFM signal demodulation and conversion to 8-bit
symbol data
鈥?Subcode data separation from the EFM demodulated
signal and output of that data to an external
microcontroller
鈥?Subcode Q signal output to a microcontroller over the
serial I/O interface after performing a CRC error check
(LSB first)
鈥?Serial output to a microcontroller via the text decoder of
the song titles and other text data stored in the Subcode
R through W channels of the read-in area
鈥?Demodulated EFM signal buffering in internal RAM to
handle up to 鹵4 frames of disk rotational jitter
鈥?Demodulated EFM signal reordering in the prescribed
order for data unscrambling and de-interleaving
鈥?Error detection, correction, and flag processing (error
correction scheme: dual C1 plus dual C2 correction)
鈥?The LC78624E sets the C2 flags based on the C1 flags
and a C2 check, and then performs signal interpolation
or muting depending on the C2 flags. The interpolation
circuit uses a dual-interpolation scheme. The previous
value is held if the C2 flags indicate errors two or more
times consecutively.
鈥?Support for command input from a microcontroller:
commands include track jump, focus start, disk motor
start/stop, muting on/off and track count (8 bit serial
input)
鈥?Built-in digital output circuits.
鈥?Arbitrary track counting to support high-speed data
access
鈥?Zero cross muting
鈥?Supports the implementation of a double-speed dubbing
function.
鈥?Support for bilingual applications.
鈥?General-purpose I/O ports: 5 pins
Features
鈥?64 pin QFP
鈥?5 V single-voltage power supply
Package Dimensions
unit: mm
3159-QFP64E
[LC78624E]
SANYO: QIP64E
SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-0005 JAPAN
20698RM (OT) No. 5811-1/27

LC78624E相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！