鈥?/div>
Status signals for monitoring USB bus
Optional CRC verification/generation logic
Mode bit expansion for device test
16 bit Bi-directional SIE bus
TX data packet abort
ASIC IP supports High speed SIE with
ASIC IP
80 pin LQFP package (12 mm
2
)
Block Diagram
USB Bus
HSDP
HSDM
SIE Bus
High Speed
Front end
HS
DLL
EBUF
Shared
Logic
SIE
Interface
Control Signals
Status
CKOUT
SIE_Data
RPU_ENA
FSDP
FSDM
Full Speed
Front end
DPLL
External
48MHz Clk
Clock
Generator
US: Kawasaki LSI , 2570 N. 1
st
Street, San Jose, CA 95131,Tel:(408) 570-0555, Fax(408) 570-0567,
www.klsi.com
Japan: Kawasaki Steel Corp, Makuhari Techno-Garden B5, Nakase 1-3, Mihama-ku, Chiba, 261-8501Tel:(043)296-3283, Fax:(043)296-3285, email:usb-info@lsidv.kawasaki-steel.co.jp
Ver. 2.2
1