鈩?/div>
Gain Block
鈥?Low Noise Figure:
2.0 dB Typical at 0.5 GHz
鈥?High Gain:
31.5 dB Typical at 0.5 GHz
25.0 dB Typical at 1.5 GHz
鈥?3 dB Bandwidth:
DC to 1.0 GHz
鈥?Unconditionally Stable
(k>1)
The INA series of MMICs is
fabricated using HP鈥檚 10 GHz f
T
,
25 GHz f
MAX
, ISOSAT鈩?I silicon
bipolar process which uses nitride
self-alignment, submicrometer
lithography, trench isolation, ion
implantation, gold metallization
and polyimide intermetal dielec-
tric and scratch protection to
achieve excellent performance,
uniformity and reliability.
The recommended assembly
procedure is gold-eutectic die
attach at 400擄C and either wedge
or ball bonding using 0.7 mil gold
wire.
[1]
Chip Outline
[1]
RF
OUT
GND
2
Description
The INA-02100 is a low-noise silicon
bipolar Monolithic Microwave
Integrated Circuit (MMIC) feedback
amplifier chip. It is designed for
narrow or wide bandwidth indus-
trial and military applications that
require high gain and low noise IF
or RF amplification.
GND
1
RF
IN
Notes:
1. See Application Note, 鈥淎005:
Transistor Chip Use鈥?for additional
information.
Typical Biasing Configuration
V
CC
RFC (Optional)
R
bias
C
block
RF IN
1
2
4
3
V
d
= 5.5 V
(Nominal)
C
block
RF OUT
5965-9673E
6-90