鈥?/div>
54- to 166-MHz operating frequency range
Wide (9) range of spread selections
Accepts clock and crystal inputs
Low power dissipation
3.3V = 165 mw. (Fin = 120 MHz)
Frequency spread disable function
Center spread modulation
Low cycle-to-cycle jitter
Eight-pin SOIC package
Applications
鈥?High-resolution VGA controllers
鈥?LCD panels and monitors
鈥?Workstations and servers
Benefits
鈥?Peak electromagnetic interference (EMI) reduction by 8 to
16 dB
鈥?Fast time to market
鈥?Cost reduction
Block Diagram
Pin Configuration
250 K
Xin/CLK
Xin/
CLK
1
4 pf
REFERENCE
DIVIDER
PD
CP
LF
1
2
3
4
8
7
6
5
Xout
S0
S1
SSCC
VDD
VSS
MODULATION
CONTROL
SSCLK
FEEDBACK
DIVIDER
VCO
Xout
8
8 pF
VDD
VSS
2
INPUT
DECODER
LOGIC
DIVIDER
AND MUX
3
4
SSCLK
5
6
7
SSCC
S1
S0
Cypress Semiconductor Corporation
Document #: 38-07021 Rev. *C
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
,
CA 95134
鈥?/div>
408-943-2600
Revised December 14, 2002
next