SG577C
Low EMI Clock Generator for Pentium
廬
II Systems with Power
Management
Approved Product
PRODUCT FEATURES
FREQUENCY TABLE
FS2
0
0
1
1
FS1
0
1
0
1
FS0
0
1
0
1
CPU
Tri-State
66 (66.58)*
Ref/2
100 (99.7)**
PCI
Tri-State
33.3*
Ref/4
33.2**
T
T
T
T
T
T
T
T
T
T
T
T
Supports Pentium . Pentium II & Pro CPUs.
Designed to meet Intel chipset specification
4 CPU and 8 PCI clocks
Two 48 MHz fixed clocks for USB and Super IO.
Separate supply pins for mixed CPU, IOAPIC, and
Fixed/PCI clocks
< 175 ps Max. skew among CPU clocks.
< 250 ps Max. skew among PCI clocks.
Controlled current output buffers
Power management feature
2 IOAPIC clocks for multiprocessor support.
48-pin SSOP package
Spread Spectrum EMI reduction mode
廬
廬
NOTE: *Down Spread 1.25% (total)
**Down Spread .5% (total)
CONNECTION DIAGRAM
BLOCK DIAGRAM
VDDR
Xin
Xout
REF
OSC
REF[1:3]
VDDI
IOAPIC[1:2}
,0,6*
5()
5()
966
;,1
;287
966
3&,B)
3&,
9''3
3&,
3&,
966
3&,
3&,
9''3
9''5
5()
9'',
,2$3,&
,2$3,&
966
1&
9''&
&38
&38
966
9''&
&38
&38
966
9''
966
36723
&6723
3'
660
)6
)6
)6
VDDC
CPU[1:4]
VDDP
FS[0:2]
CSTOP
PSTOP
#SSM
PLL1
VDDP
PCI[1:7]
PCIF
VDDF
PLL2
48M[1:2]
3&,
3&,
966
9''
966
9'')
0
0
966
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST.
MILPITAS, CA 95035 TEL: 408-263-6300 ext. 275 FAX 408-263-6571
Rev 1.8
2/19/98
Page 1 of 10