SC652
Clock Generator for Pentium Based Designs W/2 DIMM Support
Approved Product
PRODUCT FEATURES
SEL1
n
n
FREQUENCY TABLE
SEL0
0
1
0
1
CPU
55.0
75.0
60.0
66.6
PCI
27.5
37.5
30.0
33.3
0
0
1
1
Supports Pentium廬 series, 6X86 and K6 CPUs.
Supports Intel VIA, SiS and Opti chipset
requirements.
Supports Sychronous DRAM designs
4 host (CPU/AGP) clocks & 8 SDRAM clocks.
Optional common or mixed supply mode :
(Vdd = Vddq3 = Vddq4 = Vddq2 = 3.3V)
(Vdd = Vddq3 = Vddq4 = 3.3V, Vddq2 = 2.5V)
n
n
n
CONNECTION DIAGRAM
n
n
n
n
< 250 pS skew on CPU buffers
< 250 pS skew on PCI buffers
Supports Single Pin Power Management.
48 Pin SSOP package for minimum board space
REF1
REF0
Vss
Xin
Xout
N/C
Vddq4
PCICLK_F
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
Vdd
REF2
Vddq2
IOAPIC
PWR_DWN#
Vss
CPUCLK0
CPUCLK1
Vddq2
CPUCLK2
CPUCLK3
Vss
SDRAM0
SDRAM1
Vddq3
SDRAM2
SDRAM3
Vss
SDRAM4
SDRAM5
Vddq3
SDRAM6
SDRAM7
Vdd
BLOCK DIAGRAM
Buffers
Xin
Xout
REF
OSC
Vddq2
IOAPIC
Buffer
Vddq2
4
PWR_DWN#
Buffers
Vddq3
8
Buffers
6
Buffers
PCICLK_F
Buffer
Vddq4
Buffer
48MHZ
PLL2
Buffer
24MHZ
SDRAM0~7
PCICLK0~5
CPUCLK0~3
3
REF0,1,2
PCICLK0
Vss
PCICLK1
PCICLK2
PCICLK3
PCICLK4
Vddq4
PCICLK5
Vss
SEL0
SEL1
N/C
Vddq4
48MHZ
24MHZ
Vss
SEL0,1
PLL1
dly
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST.
MILPITAS, CA 95035. TEL: 408-263-6300. FAX 408-263-6571
Rev.1.2
4/24/97
Page 1 of 6