音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

IDT74SSTU32864BFG Datasheet

  • IDT74SSTU32864BFG

  • 1:1 AND 1:2 REGISTERED BUFFER WITH 1.8V SSTL I/O

  • 12頁(yè)

  • IDT

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

IDT74SSTU32864/A
1:1 AND 1:2 REGISTERED BUFFER WITH 1.8V SSTL I/O
COMMERCIAL TEMPERATURE RANGE
1:1 AND 1:2 REGISTERED
BUFFER WITH 1.8V SSTL I/O
IDT74SSTU32864/A
FEATURES:
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
1:1 and 1:2 registered buffer
1.8V Operation
SSTL_18 style clock and data inputs
Differential CLK input
Control inputs compatible with LVCMOS levels
Flow-through architecture for optimum PCB design
Latch-up performance exceeds 100mA
ESD >2000V per MIL-STD-883, Method 3015; >200V using
machine model (C = 200pF, R = 0)
鈥?Available in 96-pin LFBGA package
APPLICATIONS:
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Ideally suited for DDR2 DIMM registered applications
SSTU32864 is optimized for DDR2 Raw Cards B and C R-DIMMs
SSTU32864A is optimized for DDR2 Raw Card A R-DIMMs
Along with CSPU877, zero delay PLL clock buffer, provides
complete solution for DDR2 DIMMs
The SSTU32864/A is a 25-bit 1:1 / 14-bit 1:2 configurable registered
buffer designed for 1.7V to 1.9V V
DD
operation. All clock and data inputs
are compatible with the JEDEC standard for SSTL_18. The control inputs
are LVCMOS. All outputs are 1.8V CMOS drivers that have been optimized
to drive the DDR2 DIMM load.
The SSTU32864/A operates from a differential clock (CLK and
CLK).
Data are registered at the crossing of CLK going high and
CLK
going low.
The C0 input controls the pinout configuration of the 1:2 pinout from the
A configuration (when low) to B configuration (when high). The C1 input
controls the configuration from the 25-bit 1:1 (when low) to 14-bit 1:2 (when
high).
This device supports low-power standby operation. When the reset input
(RESET) is low, the differential input receivers are disabled, and undriven
(floating) data, clock, and reference voltage (V
REF
) inputs are allowed. In
addition, when
RESET
is low all registers are reset, and all outputs are
forced low. The LVCMOS
RESET
and Cx inputs must always be held at
a valid logic high or low level.
To ensure defined outputs from the register before a stable clock has
been supplied,
RESET
must be held in the low state during power up.
In the DDR2 DIMM application,
RESET
is specified to be completely
asynchronous with respect to CLK and
CLK.
Therefore, no timing
relationship can be guaranteed between the two. When entering reset, the
register will be cleared and the outputs will be driven low quickly, relative
to the time to disable the differential input receivers. However, when coming
out of a reset, the register will become active quickly, relative to the time to
enable the differential input receivers. As long as the data inputs are low,
and the clock is stable during the time from the low-to-high transition of
RESET
until the input receivers are fully enabled, the design of the
SSTU32864/A must ensure that the outputs will remain low, thus ensuring
no glitches on the outputs.
The device monitors both DCS and
CSR
inputs and will gate the outputs
from changing states when both DCS and
CSR
inputs are high. If either
DCS or
CSR
input is low, the device will function normally. The
RESET
input has priority over the DCS control and will force the inputs low. If the
DCS control functionality is not desired, then the
CSR
input can be hard-
wired to ground, in which case the set-up time requirement for DCS would
be the same as for the other D data inputs.
DESCRIPTION:
COMMERCIAL TEMPERATURE RANGE
1
c
2003 Integrated Device Technology, Inc.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
AUGUST 2003
DSC-5980/17

IDT74SSTU32864BFG 產(chǎn)品屬性

  • IDT74SSTU32864/A/C/D/G

  • 270

  • 集成電路 (IC)

  • 邏輯 - 專(zhuān)用邏輯

  • -

  • 1:2 可配置寄存緩沖器

  • 1.7 V ~ 1.9 V

  • 25，14

  • 0°C ~ 70°C

  • 表面貼裝

  • 96-LFBGA

  • 96-CABGA（13.5x5.5）

  • 托盤(pán)

  • 74SSTU32864BFG

IDT74SSTU32864BFG相關(guān)型號(hào)PDF文件下載

  • 型號(hào)
    版本
    描述
    廠商
    下載
  • 英文版
    HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM
    IDT
  • 英文版
    HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM
    IDT [Integ...
  • 英文版
    x8 Dual-Port SRAM
    IDT
  • 英文版
    HIGH-SPEED 128K x 8 DUAL-PORT STATIC RAM
    IDT
  • 英文版
    HIGH-SPEED 128K x 8 DUAL-PORT STATIC RAM
    IDT [Integrated...
  • 英文版
    HIGH-SPEED 8K x 9 DUAL-PORT STATIC RAM
    IDT
  • 英文版
    HIGH-SPEED 8K x 9 DUAL-PORT STATIC RAM
    IDT [Integrated...
  • 英文版
    HIGH-SPEED 16K x 9 DUAL-PORT STATIC RAM
    IDT
  • 英文版
    HIGH-SPEED 16K x 9 DUAL-PORT STATIC RAM
    IDT [Integrated...
  • 英文版
    HIGH-SPEED 4K x 16 DUAL-PORT STATIC RAM
    IDT
  • 英文版
    HIGH-SPEED 4K x 16 DUAL-PORT STATIC RAM
    IDT [Integrated...
  • 英文版
    HIGH-SPEED 8K x 16 DUAL-PORT STATIC RAM
    IDT
  • 英文版
    HIGH-SPEED 8K x 16 DUAL-PORT STATIC RAM
    IDT [Integrated...
  • 英文版
    x16 Dual-Port SRAM
    IDT
  • 英文版
    HIGH-SPEED 32K x 16 DUAL-PORT STATIC RAM
    IDT
  • 英文版
    HIGH-SPEED 32K x 16 DUAL-PORT STATIC RAM
    IDT [Integrated...
  • 英文版
    HIGH-SPEED 32K x 18 DUAL-PORT STATIC RAM
    IDT
  • 英文版
    HIGH-SPEED 2K x 8 FourPort STATIC RAM
    IDT
  • 英文版
    HIGH-SPEED 2K x 8 FourPort STATIC RAM
    IDT [Integrated...
  • 英文版
    HIGH-SPEED 1K x 8 DUAL-PORT STATIC RAM
    IDT

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買(mǎi)家服務(wù)：
賣(mài)家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！