音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

IDT72V01 Datasheet

  • IDT72V01

  • 3.3 VOLT CMOS ASYNCHRONOUS FIFO 512 x 9, 1024 x 9, 2048 x 9,...

  • 137.55KB

  • 13頁(yè)

  • IDT

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

3.3 VOLT CMOS
ASYNCHRONOUS FIFO
512 x 9, 1024 x 9, 2048 x 9, 4096 x 9
Integrated Device Technology, Inc.
IDT72V01
IDT72V02
IDT72V03
IDT72V04
FEATURES:
鈥?3.3V family uses 70% less power than the 5 Volt 7201/
02/03/04 family
鈥?512 x 9 organization (72V01)
鈥?1024 x 9 organization (72V02)
鈥?2048 x 9 organization (72V03)
鈥?4096 X 9 organization (72V04)
鈥?Functionally compatible with 720x family
鈥?25 ns access time
鈥?Asynchronous and simultaneous read and write
鈥?Fully expandable by both word depth and/or bit width
鈥?Status Flags: Empty, Half-Full, Full
鈥?Auto-retransmit capability
鈥?Available in 32-pin PLCC and 28-pin SOIC Package (to
be determined)
鈥?Industrial temperature range (-40
o
C to +85
o
C) is avail-
able, tested to military electrical specifications
DESCRIPTION:
The IDT72V01/72V02/72V03/72V04 are dual-port FIFO
memories that operate at a power supply voltage (Vcc)
between 3.0V and 3.6V. Their architecture, functional opera-
tion and pin assignments are identical to those of the IDT7201/
7202/7203/7204. These devices load and empty data on a
first-in/first-out basis. They use Full and Empty flags to
prevent data overflow and underflow and expansion logic to
allow for unlimited expansion capability in both word size and
depth.
The reads and writes are internally sequential through the
use of ring pointers, with no address information required to
load and unload data. Data is toggled in and out of the devices
through the use of the Write ( ) and Read ( ) pins. The devices
have a maximum data access time as fast as 25 ns.
The devices utilize a 9-bit wide data array to allow for
control and parity bits at the user鈥檚 option. This feature is
especially useful in data communications applications where
it is necessary to use a parity bit for transmission/reception
error checking. They also feature a Retransmit ( ) capability
that allows for reset of the read pointer to its initial position
when
is pulsed low to allow for retransmission from the
beginning of data. A Half-Full Flag is available in the single
device mode and width expansion modes.
The IDT72V01/72V02/72V03/72V04 is fabricated using
IDT鈥檚 high-speed CMOS technology. It has been designed for
those applications requiring asynchronous and simultaneous
read/writes in multiprocessing and rate buffer applications.
W
R
RT
RT
FUNCTIONAL BLOCK DIAGRAM
DATA INPUTS
(D
0
鈥揇
8
)
W
WRITE
CONTROL
RAM
ARRAY
512x 9
1024 x 9
2048 x 9
4096 x 9
WRITE
POINTER
READ
POINTER
R
READ
CONTROL
THREE-
STATE
BUFFERS
DATA OUTPUTS
(Q
0
鈥換
8
)
RS
RESET
LOGIC
FLAG
LOGIC
EF
FF
XO
/
HF
FL
/
RT
XI
CEMOS is a trademark of Integrated Device Technology, Inc.
FAST is a trademark of National Semiconductor Co.
EXPANSION
LOGIC
2679 drw 01
COMMERCIAL TEMPERATURE RANGE
漏1996
Integrated Device Technology, Inc.
For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391.
DECEMBER 1996
DSC-3033/6
5.08
1

IDT72V01相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門(mén)IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買(mǎi)家服務(wù)：
賣(mài)家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！