鈥?/div>
five default offsets (8, 16, 64, 256 and 1024)
Serial or parallel programming of partial flags
Big- or Little-Endian format for word and byte bus sizes
Loopback mode on Port A
Retransmit Capability
Master Reset clears data and configures FIFO, Partial Reset
clears data but retains configuration settings
Mailbox bypass registers for each FIFO
Free-running CLKA, CLKB and CLKC may be asynchronous or
coincident (simultaneous reading and writing of data on a single
clock edge is permitted)
Auto power down minimizes power dissipation
Available in a space-saving 128-pin Thin Quad Flatpack (TQFP)
Pin compatible to the lower density parts, IDT723626/3636/3646
Industrial temperature range (鈥?0擄C to +85擄C) is available
擄
擄
FUNCTIONAL BLOCK DIAGRAM
MBF1
CLKA
CSA
W/RA
ENA
MBA
LOOP
MRS1
PRS1
Mail 1
Register
Output Bus-
Matching
Input
Register
36
RAM ARRAY
2,048 x 36
4,096 x 36
8,192 x 36
36
Output
Register
Port-A
Control
Logic
18
B
0
-B
17
FIFO1,
Mail1
Reset
Logic
36
Port-B
Control
Logic
Write
Pointer
Read
Pointer
CLKB
RENB
CSB
MBB
SIZEB
FFA/IRA
AFA
FS2
FS0/SD
FS1/SEN
A
0
-A
35
EFA/ORA
AEA
FIFO1
Status Flag
Logic
Common
Port
Control
Logic
(B and C)
EFB/ORB
AEB
Programmable Flag
Offset Registers
13
FIFO2
Timing
Mode
BE
Status Flag
Logic
Read
Pointer
Write
Pointer
FIFO2,
Mail2
Reset
Logic
FWFT
FFC/IRC
AFC
MRS2
PRS2
36
RT1
RTM
RT2
Input
Register
36
RAM ARRAY
Input Bus-
Matching
Output
Register
FIFO1 and
FIFO2
Retransmit
Logic
2,048 x 36
4,096 x 36
8,192 x 36
Mail 2
Register
36
18
C
0
-C
17
CLKC
WENC
MBC
SIZEC
5611 drw01
Port-C
Control
Logic
MBF2
IDT and the IDT logo are registered trademark of Integrated Device Technology, Inc. SyncFIFO is a trademark of Integrated Device Technology, Inc.
COMMERCIAL TEMPERATURE RANGE
1
錚?/div>
2003 Integrated Device Technology, Inc.
All rights reserved.
Product specifications subject to change without notice.
NOVEMBER 2003
DSC-5611/4
next