音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

IDT72231L10J Datasheet

  • IDT72231L10J

  • CMOS SyncFIFOO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 ...

  • 155.45KB

  • 14頁

  • IDT

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

CMOS SyncFIFO
鈩?/div>
64 x 9, 256 x 9, 512 x 9,
1,024 x 9, 2,048 x 9,
4,096 x 9 and 8,192 x 9
FEATURES:
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
IDT72421, IDT72201
IDT72211, IDT72221
IDT72231, IDT72241
IDT72251
DESCRIPTION:
The IDT72421/72201/72211/72221/72231/72241/72251 SyncFIFO鈩?/div>
are very high-speed, low-power First-In, First-Out (FIFO) memories with
clocked read and write controls. These devices have a 64, 256, 512, 1,024,
2,048, 4,096, and 8,192 x 9-bit memory array, respectively. These FIFOs are
applicable for a wide variety of data buffering needs such as graphics, local area
networks and interprocessor communication.
These FIFOs have 9-bit input and output ports. The input port is controlled
by a free-running clock (WCLK), and two write enable pins (WEN1, WEN2).
Data is written into the Synchronous FIFO on every rising clock edge when the
write enable pins are asserted. The output port is controlled by another clock
pin (RCLK) and two read enable pins (REN1,
REN2).
The Read Clock can
be tied to the Write Clock for single clock operation or the two clocks can run
asynchronous of one another for dual-clock operation. An output enable pin
(OE) is provided on the read port for three-state control of the output.
The Synchronous FIFOs have two fixed flags, Empty (EF) and Full (FF).
Two programmable flags, Almost-Empty (PAE) and Almost-Full (PAF), are
provided for improved system control. The programmable flags default to
Empty+7 and Full-7 for
PAE
and
PAF,
respectively. The programmable flag
offset loading is controlled by a simple state machine and is initiated by asserting
the load pin (LD).
These FIFOs are fabricated using IDT鈥檚 high-speed submicron CMOS
technology.
64 x 9-bit organization (IDT72421)
256 x 9-bit organization (IDT72201)
512 x 9-bit organization (IDT72211)
1,024 x 9-bit organization (IDT72221)
2,048 x 9-bit organization (IDT72231)
4,096 x 9-bit organization (IDT72241)
8,192 x 9-bit organization (IDT72251)
10 ns read/write cycle time
Read and Write Clocks can be independent
Dual-Ported zero fall-through time architecture
Empty and Full Flags signal FIFO status
Programmable Almost-Empty and Almost-Full flags can be set
to any depth
Programmable Almost-Empty and Almost-Full flags default to
Empty+7, and Full-7, respectively
Output enable puts output data bus in high-impedance state
Advanced submicron CMOS technology
Available in the 32-pin plastic leaded chip carrier (PLCC) and
32-pin Thin Quad Flat Pack (TQFP)
For through-hole product please see the IDT72420/72200/72210/
72220/72230/72240 data sheet
Industrial temperature range (鈥?0擄C to +85擄C) is available
擄
擄
FUNCTIONAL BLOCK DIAGRAM
WCLK
WEN1
WEN2
D
0
- D
8
LD
INPUT REGISTER
OFFSET REGISTER
EF
PAE
PAF
FF
WRITE CONTROL
LOGIC
RAM ARRAY
64 x 9, 256 x 9,
512 x 9, 1,024 x 9,
2,048 x 9, 4,096 x 9,
8,192 x 9
FLAG
LOGIC
WRITE POINTER
READ POINTER
READ CONTROL
LOGIC
OUTPUT REGISTER
RESET LOGIC
RCLK
REN1
REN2
RS
OE
Q
0
- Q
8
2655 drw01
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. The SyncFIFO is a registered trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
錚?/div>
2002
Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
SEPTEMBER 2002
DSC-2655/2

IDT72231L10J 產(chǎn)品屬性

  • 32

  • 集成電路 (IC)

  • 邏輯 - FIFO

  • 7200

  • 同步

  • 18K（2K x 9）

  • -

  • 10ns

  • 4.5 V ~ 5.5 V

  • 0°C ~ 70°C

  • 表面貼裝

  • 32-LCC（J 形引線）

  • 32-PLCC（13.97x11.43）

  • 管件

  • 72231L10J800-1496800-1496-5800-1496-ND

IDT72231L10J相關(guān)型號(hào)PDF文件下載

  • 型號(hào)
    版本
    描述
    廠商
    下載
  • 英文版
    HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM
    IDT
  • 英文版
    HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM
    IDT [Integ...
  • 英文版
    x8 Dual-Port SRAM
    IDT
  • 英文版
    HIGH-SPEED 128K x 8 DUAL-PORT STATIC RAM
    IDT
  • 英文版
    HIGH-SPEED 128K x 8 DUAL-PORT STATIC RAM
    IDT [Integrated...
  • 英文版
    HIGH-SPEED 8K x 9 DUAL-PORT STATIC RAM
    IDT
  • 英文版
    HIGH-SPEED 8K x 9 DUAL-PORT STATIC RAM
    IDT [Integrated...
  • 英文版
    HIGH-SPEED 16K x 9 DUAL-PORT STATIC RAM
    IDT
  • 英文版
    HIGH-SPEED 16K x 9 DUAL-PORT STATIC RAM
    IDT [Integrated...
  • 英文版
    HIGH-SPEED 4K x 16 DUAL-PORT STATIC RAM
    IDT
  • 英文版
    HIGH-SPEED 4K x 16 DUAL-PORT STATIC RAM
    IDT [Integrated...
  • 英文版
    HIGH-SPEED 8K x 16 DUAL-PORT STATIC RAM
    IDT
  • 英文版
    HIGH-SPEED 8K x 16 DUAL-PORT STATIC RAM
    IDT [Integrated...
  • 英文版
    x16 Dual-Port SRAM
    IDT
  • 英文版
    HIGH-SPEED 32K x 16 DUAL-PORT STATIC RAM
    IDT
  • 英文版
    HIGH-SPEED 32K x 16 DUAL-PORT STATIC RAM
    IDT [Integrated...
  • 英文版
    HIGH-SPEED 32K x 18 DUAL-PORT STATIC RAM
    IDT
  • 英文版
    HIGH-SPEED 2K x 8 FourPort STATIC RAM
    IDT
  • 英文版
    HIGH-SPEED 2K x 8 FourPort STATIC RAM
    IDT [Integrated...
  • 英文版
    HIGH-SPEED 1K x 8 DUAL-PORT STATIC RAM
    IDT

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！