鈼?/div>
HIGH-SPEED 2.5V
256/128/64K x 36
IDT70T3519/99/89S
SYNCHRONOUS
DUAL-PORT STATIC RAM
WITH 3.3V OR 2.5V INTERFACE
鈥?Data input, address, byte enable and control registers
鈥?Self-timed write allows fast cycle time
Separate byte controls for multiplexed bus and bus
matching compatibility
Dual Cycle Deselect (DCD) for Pipelined Output Mode
2.5V (鹵100mV) power supply for core
LVTTL compatible, selectable 3.3V (鹵150mV) or 2.5V
(鹵100mV) power supply for I/Os and control signals on
each port
Industrial temperature range (-40擄C to +85擄C) is
available at 166MHz and 133MHz
Available in a 256-pin Ball Grid Array (BGA), a 208-pin
Plastic Quad Flatpack (PQFP) and 208-pin fine pitch Ball
Grid Array (fpBGA)
Supports JTAG features compliant with IEEE 1149.1
Due to limited pin count JTAG is not supported on the 208-
pin PQFP package
BE
3R
鈼?/div>
鈼?/div>
鈼?/div>
鈼?/div>
鈼?/div>
True Dual-Port memory cells which allow simultaneous
access of the same memory location
High-speed data access
鈥?Commercial: 3.4 (200MHz)/3.6ns (166MHz)/
4.2ns (133MHz)(max.)
鈥?Industrial: 3.6ns (166MHz)/4.2ns (133MHz) (max.)
Selectable Pipelined or Flow-Through output mode
Counter enable and repeat features
Dual chip enables allow for depth expansion without
additional logic
Interrupt and Collision Detection Flags
Full synchronous operation on both ports
鈥?5ns cycle time, 200MHz operation (14Gbps bandwidth)
鈥?Fast 3.4ns clock to data out
鈥?1.5ns setup to clock and 0.5ns hold on all control, data, and
address inputs @ 200MHz
BE
3L
鈼?/div>
鈼?/div>
鈼?/div>
鈼?/div>
鈼?/div>
鈼?/div>
鈼?/div>
鈼?/div>
Functional Block Diagram
BE
2L
BE
1L
BE
0L
BE
2R
BE
1R
BE
0R
FT/PIPE
L
1/0
0a 1a
a
0b 1b
b
0c 1c
c
0d 1d
d
1d 0d
d
1c 0c
c
1b 0b
b
1a 0a
a
1/0
FT/PIPE
R
R/W
L
R/W
R
CE
0L
CE
1L
1
0
1/0
B B
WW
0 1
L L
B B B B
WWW W
2 3 3 2
L L R R
B B
WW
1 0
R R
1
0
1/0
CE
0R
CE
1R
OE
L
OE
R
Dout0-8_L
Dout9-17_L
Dout18-26_L
Dout27-35_L
Dout0-8_R
Dout9-17_R
D out18-26_R
D out27-35_R
1d 0d 1c 0c 1b 0b 1a 0a
0a 1a 0b 1b 0c 1c 0d 1d
0/1
,
FT/PIPE
R
FT/PIPE
L
0/1
a bc d
dcb a
256/128/64K x 36
MEMORY
ARRAY
I/O
0L
- I/O
35L
Din_L
Din_R
I/O
0R
- I/O
35R
CLK
L
A
17L
(1)
A
0L
REPEAT
L
ADS
L
CNTEN
L
A
17R(1)
CLK
R
,
Counter/
Address
Reg.
ADDR_L
ADDR_R
Counter/
Address
Reg.
A
0R
REPEAT
R
ADS
R
CNTEN
R
TDI
TCK
TMS
TRST
CE
0 L
CE1 L
R /
W
L
INTERRUPT
COLLISION
DETECTION
LOGIC
CE
0 R
CE1 R
R/
W
R
JTAG
TDO
COL
R
INT
R
COL
L
INT
L
ZZ
L
(2)
NOTES:
1. Address A
17
is a NC for the IDT70T3599. Also, Addresses A
17
and A
16
are NC's for the IDT70T3589.
2. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. All static inputs, i.e., PL/FTx and OPTx
and the sleep mode pins themselves (ZZx) are not affected during sleep mode.
ZZ
CONTROL
LOGIC
ZZ
R
(2)
5666 drw 01
APRIL 2004
DSC 5666/6
1
漏2004 Integrated Device Technology, Inc.
next
IDT70T3519S-133BF相關(guān)型號PDF文件下載
-
型號
版本
描述
廠商
下載
-
英文版
HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM
IDT
-
英文版
HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM
IDT [Integ...
-
英文版
x8 Dual-Port SRAM
IDT
-
英文版
HIGH-SPEED 128K x 8 DUAL-PORT STATIC RAM
IDT
-
英文版
HIGH-SPEED 128K x 8 DUAL-PORT STATIC RAM
IDT [Integrated...
-
英文版
HIGH-SPEED 8K x 9 DUAL-PORT STATIC RAM
IDT
-
英文版
HIGH-SPEED 8K x 9 DUAL-PORT STATIC RAM
IDT [Integrated...
-
英文版
HIGH-SPEED 16K x 9 DUAL-PORT STATIC RAM
IDT
-
英文版
HIGH-SPEED 16K x 9 DUAL-PORT STATIC RAM
IDT [Integrated...
-
英文版
HIGH-SPEED 4K x 16 DUAL-PORT STATIC RAM
IDT
-
英文版
HIGH-SPEED 4K x 16 DUAL-PORT STATIC RAM
IDT [Integrated...
-
英文版
HIGH-SPEED 8K x 16 DUAL-PORT STATIC RAM
IDT
-
英文版
HIGH-SPEED 8K x 16 DUAL-PORT STATIC RAM
IDT [Integrated...
-
英文版
x16 Dual-Port SRAM
IDT
-
英文版
HIGH-SPEED 32K x 16 DUAL-PORT STATIC RAM
IDT
-
英文版
HIGH-SPEED 32K x 16 DUAL-PORT STATIC RAM
IDT [Integrated...
-
英文版
HIGH-SPEED 32K x 18 DUAL-PORT STATIC RAM
IDT
-
英文版
HIGH-SPEED 2K x 8 FourPort STATIC RAM
IDT
-
英文版
HIGH-SPEED 2K x 8 FourPort STATIC RAM
IDT [Integrated...
-
英文版
HIGH-SPEED 1K x 8 DUAL-PORT STATIC RAM
IDT