鈥?/div>
CPU Output Skew <100ps
66MHZ_OUT1, as the feedback connection from the
clock buffer path to the Almador (GMCH) chipset.
PLL2
48MHz_USB
48MHz_DOT
X1
X2
XTAL
OSC
Block Diagram
Frequency Select
Bit
FS2 FS1 FS0
0
0
0
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
CPUCLK
MHz
66.66
100.00
200.00
133.33
66.66
100.00
200.00
133.33
3V66
MHz
66.66
66.66
66.66
66.66
66.66
66.66
66.66
66.66
66MHz_OU
T (2:0)
3V66 (4:2)
MHz
66.66
66.66
66.66
66.66
66MHz_IN
66MHz_IN
66MHz_IN
66MHz_IN
66MHz_IN
3V66_5
MHz
66.66
66.66
66.66
66.66
Input
Input
Input
Input
PCICLK_F
PCICLK
MHz
33.33
33.33
33.33
33.33
66MHz_IN/2
66MHz_IN/2
66MHz_IN/2
66MHz_IN/2
3V66_5/66MHz_IN
3V66_3/66MHz_OUT1
3V66_(4,2)/66MHz_OUT(2,0)
PLL1
Spread
Spectrum
PD#
CPU_STOP#
PCI_STOP#
MULTSEL
FS (5:0)
SDATA
SCLK
V
TT
_PWRGD#
REF
CPU
DIVDER
Stop
3
3
CPUCLKT (2:0)
CPUCLKC (2:0)
PCICLK (6:4, 2, 0)
PCI
DIVDER
Stop
7
Control
Logic
3V66
DIVDER
2
E_PCICLK(1,3)/PCICLK(1,3)
(2:0)
3
PCICLK_F
3V66_0
Config.
Reg.
3V66_1/VCH_CLK
I REF
0542G鈥?8/21/03
ICS950812