鈥?/div>
Almador Chipset has a DLL driving the clock buffer
path for the 3 buffer path 66.6 MHz outputs,
66Buf(0:2).
Almador board level designs MUST
use pin 22, 66Buf_1, as the feedback connection
from the clock buffer path to the Almador
(GMCH) chipset.
鈥?/div>
Supports spread spectrum modulation,
down spread 0 to -0.5%.
鈥?/div>
Efficient power management scheme through PD#,
CPU_STOP# and PCI_STOP#.
Key Specifications:
鈥?/div>
CPU Output Jitter <150ps
鈥?/div>
3V66 Output Jitter <250ps
鈥?/div>
66MHz Output Jitter (Buffered Mode Only) <100ps
鈥?/div>
CPU Output Skew <100ps
Pin Configuration
VDDREF
X1
X2
GND
PCICLK_F0
PCICLK_F1
PCICLK_F2
VDDPCI
GND
PCICLK0
PCICLK1
PCICLK2
PCICLK3
VDDPCI
GND
PCICLK4
PCICLK5
PCICLK6
VDD3V66
GND
66MHz_OUT0/3V66_2
66MHz_OUT1/3V66_3
66MHz_OUT2/3V66_4
66MHz_IN/3V66_5
*PD#
VDDA
GND
Vtt_PWRGD#
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
REF
FS1
FS0
CPU_STOP#*
CPUCLKT0
CPUCLKC0
VDDCPU
CPUCLKT1
CPUCLKC1
GND
VDDCPU
CPUCLKT2
CPUCLKC2
MULTSEL0*
I REF
GND
FS2
48MHz_USB
48MHz_DOT
VDD48
GND
3V66_1/VCH_CLK
PCI_STOP#*
3V66_0
VDD3V66
GND
SCLK
SDATA
56-Pin 300mil SSOP
6.10 mm. Body, 0.50 mm. pitch TSSOP
* These inputs have 150K internal pull-up resistor to VDD.
Block Diagram
PLL2
48MHz_USB
48MHz_DOT
X1
X2
XTAL
OSC
Functionality
FS2 FS1 FS0
0
0
3V66_5/66MHz_IN
3V66_3/66MHz_OUT1
3V66_(4,2)/66MHz_OUT(2,0)
CPU
(MHz)
66.66
100.00
200.00
133.33
66.66
100.00
200.00
133.33
Tristate
TCLK/2
HzOut(
3V66(1:0) 66MV66(4:22:0)
3
)
(MHz)
(MHz)
66.66
66.66
66.66
66.66
66.66
66.66
66.66
66.66
Tristate
TCLK/4
66.66
66.66
66.66
66.66
66MHz_IN
66MHz_IN
66MHz_IN
66MHz_IN
Tristate
TCLK/4
Reser ved
Reser ved
ICS950805
PCI_F
PCI
(MHz)
33.33
33.33
33.33
33.33
66MHz_IN/2
66MHz_IN/2
66MHz_IN/2
66MHz_IN/2
Tristate
TCLK/8
Reser ved
Reser ved
66MHzIn
3V66(5)
(MHz)
66.66
66.66
66.66
66.66
66MHz_IN
66MHz_IN
66MHz_IN
66MHz_IN
Tristate
TCLK/4
Reser ved
Reser ved
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
0
1
1
1
1
Mid
Mid
Mid
Mid
PLL1
Spread
Spectrum
REF
CPU
DIVDER
Stop
3
3
CPUCLKT (2:0)
CPUCLKC (2:0)
PCICLK (6:0)
PCICLK_F (2:0)
66MHz_0
PD#
CPU_STOP#
PCI_STOP#
MULTSEL0
FS (2:0)
SDATA
SCLK
PCI
DIVDER
Stop
7
3
Control
Logic
3V66
DIVDER
Reser ved Reser ved
Reser ved Reser ved
Config.
Reg.
3V66_1/VCH_CLK
I REF
0649H鈥?2/25/05
next
ICS950805G-T相關(guān)型號(hào)PDF文件下載
-
型號(hào)
版本
描述
廠商
下載
-
英文版
32 KhZ Motherboard Frequency Generator
ICS
-
英文版
32 KhZ Motherboard Frequency Generator
ICST [Inte...
-
英文版
High Frequency System Clock Generator
ICS
-
英文版
High Frequency System Clock Generator
ICST [Integrate...
-
英文版
Rambus XDR Clock Generator
ICST [Integrate...
-
英文版
Direct Rambus Clock Generator Lite
ICS
-
英文版
Direct Rambus Clock Generator Lite
ICST [Integrate...
-
英文版
133MHz Clock Generator and Integrated Buffer for PowerPC⑩
ICS
-
英文版
133MHz Clock Generator and Integrated Buffer for PowerPC??
ICST [Integrate...
-
英文版
133MHz Clock Generator and Integrated Buffer for PowerPC⑩
ICS
-
英文版
133MHz Clock Generator and Integrated Buffer for PowerPC??
ICST [Integrate...
-
英文版
Dual Voltage Video/Memory Clock Generator
ICS
-
英文版
Dual Voltage Video/Memory Clock Generator
ICST [Inte...
-
英文版
Analog IC
ETC
-
英文版
Analog IC
ETC
-
英文版
High Performance Communication Buffer
ICS
-
英文版
High Performance Communication Buffer
ICST [Inte...
-
英文版
High performance Communication Buffer
ICS
-
英文版
High performance Communication Buffer
ICST [Inte...
-
英文版
32 kHz Motherboard Frequency Generator
ICS