鈥?/div>
CPU Output Skew <100ps, programmable over 800 ps
with groups CPU0,1 and CPU2.
Pin Configuration
56-Pin SSOP & TSSOP
* These inputs have 150K internal pull-up resistor to VDD.
Block Diagram
Frequency Table
FS2 FS1 FS0
0
0
0
0
Mid
Mid
Mid
Mid
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
CPU
(MHz)
66.66
100.00
200.00
133.33
Tristate
TCLK/2
3V66
(MHz)
66.66
66.66
66.66
66.66
Tristate
TCLK/4
66Buff[2:0]
3V66[4:2]
(MHz)
66.66
66.66
66.66
66.66
Tristate
TCLK/4
PCI_F
PCI
(MHz)
33.33
33.33
33.33
33.33
Tristate
TCLK/8
Reserved
Reserved
Reserved Reserved Reserved
Reserved Reserved Reserved
0460G鈥?8/31/04