音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

ICS93776 Datasheet

  • ICS93776

  • Low Cost DDR Phase Lock Loop Zero Delay Buffer

  • 83.01KB

  • 8頁

  • ICS

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

Integrated
Circuit
Systems, Inc.
ICS93776
Low Cost DDR Phase Lock Loop Zero Delay Buffer
Recommended Application:
DDR Zero Delay Clock Buffer
Product Description/Features:
鈥?Low skew, low jitter PLL clock driver
鈥?Max frequency supported = 266MHz (DDR 533)
鈥?I
2
C for functional and output control
鈥?Feedback pins for input to output synchronization
鈥?Spread Spectrum tolerant inputs
鈥?3.3V tolerant CLK_INT/C input
Switching Characteristics:
鈥?CYCLE - CYCLE jitter: <100ps
鈥?OUTPUT - OUTPUT skew: <100ps
鈥?DUTY CYCLE: 48% - 52%
Pin Configuration
DDRC0
DDRT0
VDD
DDRT1
DDRC1
GND
SCLK
CLK_INT
CLK_INC
VDDA
GND
VDD
DDRT2
DDRC2
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
GND
DDRC5
DDRT5
DDRC4
DDRT4
VDD
SDATA
FB_INC
FB_INT
FB_OUTT
FB_OUTC
DDRT3
DDRC3
GND
28-Pin 209mil SSOP
Block Diagram
FB_OUTT
FB_OUTC
Functionality
INPUTS
2.5V
(nom)
2.5V
(nom)
OUTPUTS
AVDD CLK_INT CLKT CLKC FB_OUTT
L
H
L
H
H
L
L
H
PLL State
on
on
SCLK
SDA
SDATA
Control
Logic
DDRT0
DDRC0
DDRT1
DDRC1
DDRT2
DDRC2
FB_INC
FB_INT
PLL
CLK_INT
CLK_INC
DDRT3
DDRC3
DDRT4
DDRC4
DDRT5
DDRC5
0793A鈥?3/08/05
ADVANCE INFORMATION
documents contain information on products in the formative or design phase development. Characteristic data and other specifications are design goals.
ICS reserves the right to change or discontinue these products without notice. Third party brands and names are the property of their respective owners.
ICS93776

ICS93776相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù):
賣家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號,
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務(wù)的動力!意見一經(jīng)采納,將有感恩紅包奉上哦!