音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

ICS932S202 Datasheet

  • ICS932S202

  • Frequency Timing Generator for Differential PIIIType Dual-CP...

  • 14頁

  • ICS

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

Integrated
Circuit
Systems, Inc.
ICS932S202
Frequency Timing Generator for Differential PIII Type
Dual-CPU Systems
Recommended Application:
Serverwork HE-T, HE-SL & LE-T Chipsets
Output Features:
鈥?2 - CPUs @ 2.5V, up to 180MHz
鈥?2 - CPU chipset @ 2.5V, up to 180MHz
鈥?3 - IOAPIC @ 2.5V
鈥?3 - 3V66MHz @ 3.3V
鈥?11 - PCIs @ 3.3V
鈥?1 - 48MHz, @ 3.3V fixed
鈥?1 - 24/48MHz, @ 3.3V
鈥?2 - REF @ 3.3V
Features:
鈥?Up to 180MHz frequency support
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Support power management: Power down Mode
from I
2
C programming.
Spread spectrum for EMI control
鹵 0.25% center spread).
Uses external 14.318MHz crystal
5 - FS pins for frequency select
Key Specifications:
鈥?CPU Output Jitter: <150ps
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
IOAPIC Output Jitter: <500ps
48MHz, 3V66, PCI Output Jitter: <500ps
Ref Output Jitter. <1000ps
CPU Output Skew: <175ps
IOAPIC Output Skew <250ps
PCI Output Skew: <500ps
3V66 Output Skew <250ps
CPU to 3V66 Output Offset: 0.8 - 1.8ns (typ =
1.3ns)
CPU to PCI Output Offset: 0.0 - 1.5ns (typ =
0.9ns)
CPU to IOAPIC Output Offset: 1.5 - 4.0ns (typ =
2.0ns)
Block Diagram
PLL2
/2
X1
X2
XTAL
OSC
PLL1
Spread
Spectrum
48MHz
24_48MHz
Pin Configuration
GNDREF
REF0
*SEL24_48#/REF1
VDDREF
X1
X2
GNDPCI
*FS0/PCICLK0
*FS1/PCICLK1
VDDPCI
*FS2/PCICLK2
*FS3/PCICLK3
GNDPCI
PCICLK4
PCICLK5
VDDPCI
PCICLK6
PCICLK7
GNDPCI
PCICLK8
PCICLK9
PCICLK10
VDDPCI
PD#
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
VDDLAPIC
IOAPIC0
IOAPIC1
GNDLAPIC
IOAPIC2
VDDLCPU
CPUCLK0
GNDLCPU
CPUCLK1
VDDLCPU
CPU_CSCLK0
CPU_CSCLK1
GNDLCPU
VDD66
3V66_0
3V66_1
3V66_2
GND66
SDATA
SCLK
VDD48
48MHz/FS4*
24_48MHz
GND48
REF (1:0)
CPU
DIVDER
CPUCLK (1:0)
CPU_CSCLK (1:0)
IOAPIC
DIVDER
IOAPIC (2:0)
SEL24_48#
SDATA
SCLK
FS (4:0)
PD#
Control
Logic
Config.
Reg.
PCI
DIVDER
PCICLK (10:0)
3V66
DIVDER
3V66 (2:0)
48-pin SSOP
*120K ohm pull-up to VDD on indicated inputs.
0600A鈥?8/04/03
ICS932S202

ICS932S202相關型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    32 KhZ Motherboard Frequency Generator
    ICS
  • 英文版
    32 KhZ Motherboard Frequency Generator
    ICST [Inte...
  • 英文版
    High Frequency System Clock Generator
    ICS
  • 英文版
    High Frequency System Clock Generator
    ICST [Integrate...
  • 英文版
    Rambus XDR Clock Generator
    ICST [Integrate...
  • 英文版
    Direct Rambus Clock Generator Lite
    ICS
  • 英文版
    Direct Rambus Clock Generator Lite
    ICST [Integrate...
  • 英文版
    133MHz Clock Generator and Integrated Buffer for PowerPC⑩
    ICS
  • 英文版
    133MHz Clock Generator and Integrated Buffer for PowerPC??
    ICST [Integrate...
  • 英文版
    133MHz Clock Generator and Integrated Buffer for PowerPC⑩
    ICS
  • 英文版
    133MHz Clock Generator and Integrated Buffer for PowerPC??
    ICST [Integrate...
  • 英文版
    Dual Voltage Video/Memory Clock Generator
    ICS
  • 英文版
    Dual Voltage Video/Memory Clock Generator
    ICST [Inte...
  • 英文版
    Analog IC
    ETC
  • 英文版
    Analog IC
    ETC
  • 英文版
    High Performance Communication Buffer
    ICS
  • 英文版
    High Performance Communication Buffer
    ICST [Inte...
  • 英文版
    High performance Communication Buffer
    ICS
  • 英文版
    High performance Communication Buffer
    ICST [Inte...
  • 英文版
    32 kHz Motherboard Frequency Generator
    ICS

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術客服：

0571-85317607

網(wǎng)站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！