音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

ICS9222-01 Datasheet

  • ICS9222-01

  • Dual Memory Clock Generator

  • 94.05KB

  • 6頁(yè)

  • ICS

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

Integrated
Circuit
Systems, Inc.
ICS9222-01
Dual Memory Clock Generator
General Description
The
ICS9222-01
is a High-speed clock generator providing
two channels up to 450 MHz differential clock source for
direct Rambus_memory system. It includes two independent
DDLL鈥檚 (Distributed Delay locked loop) and phase detection
mechanisms to synchronize eachdirect Rambus_ channel
clock to an external system clock.
ICS9222-01
provides a
solution for a broad range of Direct Rambus memory
applications. The device works in conjunction with the
ICS964S101, as well as 9250-22 and others (depending on
chipset).
The
ICS9222-01
power management support system turns
鈥渙ff鈥?the Rambus channel clock to minimize power
consumption for mobile and other power sensitive
applications. In 鈥渃lock off鈥?mode the device remains 鈥渙n鈥?/div>
while the output is disabled, allowing fast transitions between
clock-off and clock鈥搊n states. In 鈥減ower down鈥?mode it
completely powers down for minimum power dissipation.
Features
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Compatible with all Direct Rambus鈩?based ICs
Up to 450 MHz differential clock source for direct
Rambus鈩?memory system
Cycle to cycle jitter is less than 100 ps
3.3 鹵 5% supply
Synchronization flexibility: Supports systems that need
clock domains of Rambus channel to synchronize with
system or processor clock, or systems that do not
require synchronization of the Rambus clock to another
system clock.
Excellent power management support
REFCLK input is from the main clock generator such as
a 9250-22.
鈥?/div>
鈥?/div>
Block Diagram
CLK_STOP#
PD#
FS (2:0)
GND
PLLclk
PCLK1
SYNCLK1
Test MUX
Bypass MUX
Pin Configuration
VDDREF
REFCLK
VDDC
SYNCLK0
PCLK0
GND
VDDP
GND
SYNCLK1
PCLK1
VDDC
VDDIPD
CLK_STOP#
PD#
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
FS0
FS1
FS2
GND
CLKB0
CLK0
VDDCLK
VDDCLK
CLK1
CLKB1
GND
MULT_0
MULT_1
MULT_2
Bypclk
Phase
Detector
Phase
Aligner
REFCLK
B
A
MULT (2:0)
2
GND
CLK1
CLKB1
PLL
Phase
Aligner
Phase
Detector
GND
PAclk
CLK0
CLKB0
PCLK0
SYNCLK0
28-Pin TSSOP
0274C鈥?1/14/05
ICS9222-01

ICS9222-01相關(guān)型號(hào)PDF文件下載

  • 型號(hào)
    版本
    描述
    廠商
    下載
  • 英文版
    32 KhZ Motherboard Frequency Generator
    ICS
  • 英文版
    32 KhZ Motherboard Frequency Generator
    ICST [Inte...
  • 英文版
    High Frequency System Clock Generator
    ICS
  • 英文版
    High Frequency System Clock Generator
    ICST [Integrate...
  • 英文版
    Rambus XDR Clock Generator
    ICST [Integrate...
  • 英文版
    Direct Rambus Clock Generator Lite
    ICS
  • 英文版
    Direct Rambus Clock Generator Lite
    ICST [Integrate...
  • 英文版
    133MHz Clock Generator and Integrated Buffer for PowerPC⑩
    ICS
  • 英文版
    133MHz Clock Generator and Integrated Buffer for PowerPC??
    ICST [Integrate...
  • 英文版
    133MHz Clock Generator and Integrated Buffer for PowerPC⑩
    ICS
  • 英文版
    133MHz Clock Generator and Integrated Buffer for PowerPC??
    ICST [Integrate...
  • 英文版
    Dual Voltage Video/Memory Clock Generator
    ICS
  • 英文版
    Dual Voltage Video/Memory Clock Generator
    ICST [Inte...
  • 英文版
    Analog IC
    ETC
  • 英文版
    Analog IC
    ETC
  • 英文版
    High Performance Communication Buffer
    ICS
  • 英文版
    High Performance Communication Buffer
    ICST [Inte...
  • 英文版
    High performance Communication Buffer
    ICS
  • 英文版
    High performance Communication Buffer
    ICST [Inte...
  • 英文版
    32 kHz Motherboard Frequency Generator
    ICS

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù):
賣家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào),
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見,您的參與是維庫(kù)提升服務(wù)的動(dòng)力!意見一經(jīng)采納,將有感恩紅包奉上哦!