音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

ICS570AIT Datasheet

  • ICS570AIT

  • Multiplier and Zero Delay Buffer

  • 6頁

  • ICS

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

ICS570A
Multiplier and Zero Delay Buffer
Description
The ICS570A is a high performance Zero Delay
Buffer (ZDB) which integrates ICS鈥?proprietary
analog/digital Phase Locked Loop (PLL) techniques.
ICS introduced the world standard for these devices
in 1992 with the debut of the AV9170. The
ICS570A, part of ICS鈥?ClockBlocks
鈩?/div>
family, was
designed as a performance upgrade to meet today鈥檚
higher speed and lower voltage requirements. The
zero delay feature means that the rising edge of the
input clock aligns with the rising edges of both
outputs, giving the appearance of no delay through
the device. There are two outputs on the chip, one
being a low-skew divide by two of the other. The chip
has an all-chip power down/tri-state mode that stops
the internal PLL and puts both outputs into the high
impedance state.
The chip is ideal for synchronizing outputs in a large
variety of systems, from personal computers to data
communications to video. By allowing off-chip
feedback paths, the ICS570A can eliminate the delay
through other devices.
The ICS570A was done to improve jitter from the
original ICS570, and so it is recommended for all new
designs.
Features
鈥?Packaged in 8 pin SOIC.
鈥?Pin-for-pin replacement and upgrade to ICS570
鈥?Functional equivalent to AV9170 (not a pin-
for-pin replacement).
鈥?Low input to output skew of 500 ps max.
鈥?Low skew (250 ps) outputs. One is 梅 2 of other.
鈥?Ability to choose between 14 different
multipliers from 0.5X to 32X.
鈥?Input clock frequency up to 150 MHz at 3.3V.
鈥?Can recover poor input clock duty cycle.
鈥?Output clock duty cycle of 45/55.
鈥?Power Down and Tri-State Mode.
鈥?Full CMOS clock swings with 25mA drive
capability at TTL levels.
鈥?Advanced, low power CMOS process.
鈥?Operating voltage of 3.0 to 5.5 V.
鈥?Industrial temperature version available
Block Diagram
ICLK
S1, S0
2
FBIN
divide by
N
Phase
Detector,
Charge
Pump, and
Loop Filter
Voltage
Controlled
Oscillator
梅2
Output
Buffer
CLK
Output
Buffer
CLK/2
External feedback can come from CLK or CLK/2 (see table on page 2).
1
Revision 102700
Printed 11/14/00
Integrated Circuit Systems, Inc .鈥?525 Race Street 鈥?San Jose 鈥?CA 鈥?5126鈥?(408)295-9800tel 鈥ww.icst.com
MDS 570A C

ICS570AIT 產(chǎn)品屬性

  • ICS570

  • Product Discontinuation 09/Feb/2012

  • 2,500

  • 集成電路 (IC)

  • 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器

  • ClockBlocks™

  • 扇出配送,擴展頻譜時鐘發(fā)生器,零延遲緩沖器

  • 時鐘

  • CMOS

  • 1

  • 1:2

  • 無/無

  • 170MHz

  • 是/是

  • 4.75 V ~ 5.25 V

  • -40°C ~ 85°C

  • 表面貼裝

  • 8-SOIC(0.154",3.90mm 寬)

  • 8-SOIC

  • 帶卷 (TR)

  • 570AIT

ICS570AIT相關(guān)型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    LOCO PLL CLOCK MULTIPLIER
    ICS
  • 英文版
    LOCO PLL CLOCK MULTIPLIER
    ICST [Inte...
  • 英文版
    LOCO PLL CLOCK MULTIPLIER
    ICST [Inte...
  • 英文版
    LOCO⑩ PLL Clock Multiplier
    ICS
  • 英文版
    LOCO⑩ PLL Clock Multiplier
    ICST [Inte...
  • 英文版
    LOCO⑩ PLL Clock Multiplier
    ICS
  • 英文版
    LOCO⑩ PLL Clock Multiplier
    ICST [Inte...
  • 英文版
    PECL to CMOS Converter
    ICS
  • 英文版
    PECL to CMOS Converter
    ICST [Inte...
  • 英文版
    LOCO PLL CLOCK MULTIPLIER
    ICS
  • 英文版
    LOCO PLL CLOCK MULTIPLIER
    ICST [Inte...
  • 英文版
    LOCO⑩ PLL Clock Multiplier
    ICST [Inte...
  • 英文版
    LOCO⑩ PLL Clock Multiplier
    ICS
  • 英文版
    LOCO⑩ PLL Clock Multiplier
    ICST [Inte...
  • 英文版
    LOCO⑩ PLL Clock Generator
    ICS
  • 英文版
    LOCO⑩ PLL Clock Generator
    ICST [Inte...
  • 英文版
    LOCO⑩ PLL Clock Generator
    ICS
  • 英文版
    LOCO⑩ PLL Clock Generator
    ICST [Inte...
  • 英文版
    LOW SKEW 1 TO 4 CLOCK BUFFER
    IDT [Integ...
  • 英文版
    PRELIMINARY INFORMATION PLL Clock Divider
    ICS

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù):
賣家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號,
第一時間獲取資訊。

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務(wù)的動力!意見一經(jīng)采納,將有感恩紅包奉上哦!