鈥?/div>
Extremely low skew outputs (50ps maximum)
Packaged in 16 pin TSSOP
Low power CMOS technology
Operating Voltages of 2.5 V to 5 V
Output Enable pin tri-states outputs
5 V tolerant input clocks
Input/Output clock frequency up to 200 MHz
Input clock multiplexer simplifies clock selection
Block Diagram
Q0
Q1
Q2
IN A
1
Q3
Q4
Q5
Q6
Q7
IN B
0
S E LA
OE
MDS 552-02 B
In tegr ated C ir cu it S yst ems
q
1
5 25 Ra ce Str eet, San Jose, C A 95 126
q
Revision 050401
tel ( 408) 2 95-9 800
q
www. i c s t. c om