音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

ICS341MLF Datasheet

  • ICS341MLF

  • Field Programmable SS VersaClock Synthesizer

  • 7頁(yè)

  • ICSI

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

ICS341
Field Programmable SS VersaClock Synthesizer
Description
The ICS341 is a low cost, single-output, field
programmable clock synthesizer. The ICS341 can
generate an output frequency from 250 kHz to 200
MHz and may employ Spread Spectrum techniques to
reduce system electro-magnetic interference (EMI).
Using ICS鈥?VersaClock
鈩?/div>
software to configure the PLL
and output, the ICS341 contains a One-Time
Programmable (OTP) ROM to allow field
programmability. Programming features include 4
selectable configuration registers.
The device employs Phase-Locked Loop (PLL)
techniques to run from a standard fundamental mode,
inexpensive crystal, or clock. It can replace multiple
crystals and oscillators, saving board space and cost.
The device also has a power-down feature that
tri-states the clock outputs and turns off the PLLs when
the PDTS pin is taken low.
The ICS341 is also available in factory programmed
custom versions for high-volume applications.
Features
鈥?/div>
8-pin SOIC package
鈥?/div>
Highly accurate frequency generation
鈥?/div>
M/N Multiplier PLL: M = 1...2048, N = 1...1024
鈥?/div>
Output clock frequencies up to 200 MHz
鈥?/div>
Four ROM locations for frequency and spread
鈥?/div>
selection
Spread spectrum capability for lower system EMI
鈥?/div>
Center or Down Spread up to 4% total
鈥?/div>
Selectable 32 kHz or 120 kHz modulation
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Input crystal frequency from 5 to 27 MHz
Input clock frequency from 2 to 50 MHz
Operating voltage of 3.3 V
Advanced, low-power CMOS process
For two output clocks, use the ICS342. For three
output clocks, see the ICS343. For more than three
outputs, see the ICS345 or ICS348.
Available in Pb (lead) free packaging
Block Diagram
VDD
S1:0
Crystal or
clock input
X1/ICLK
2
OTP ROM
with PLL
Divider
Values
PLL Clock Synthesis,
Spred Spectrum and
Control Circuitry
CLK
Crystal
Oscillator
X2
External capacitors are
required with a crystal input.
GND
PDTS (output and PLL)
MDS 341 E
Integrated Circuit Systems, Inc.
鈼?/div>
1
525 Race Street, San Jose, CA 95126
鈼?/div>
Revision 090704
tel (408) 297-1201
鈼?/div>
www.icst.com

ICS341MLF相關(guān)型號(hào)PDF文件下載

  • 型號(hào)
    版本
    描述
    廠商
    下載
  • 英文版
    QTClock⑩ Quick Turn Clock Synthesizer
    ICS
  • 英文版
    QTClock⑩ Quick Turn Clock Synthesizer
    ICST [Inte...
  • 英文版
    Serially Programmable Clock Source
    ICS
  • 英文版
    Serially Programmable Clock Source
    ICST [Inte...
  • 英文版
    SERIAL PROGRAMMABLE QUAD PLL VERSACLOCK SYNTHESIZER
    ICS
  • 英文版
    SERIAL PROGRAMMABLE QUAD PLL VERSACLOCK SYNTHESIZER
    ICST [Inte...
  • 英文版
    SERIAL PROGRAMMABLE TRIPLE PLL SS VERSACLOCK SYNTHESIZER
    ICS
  • 英文版
    SERIAL PROGRAMMABLE TRIPLE PLL SS VERSACLOCK SYNTHESIZER
    ICSI
  • 英文版
    SERIAL PROGRAMMABLE TRIPLE PLL SS VERSACLOCK SYNTHESIZER
    ICST [Inte...
  • 英文版
    SERIAL PROGRAMMABLE TRIPLE PLL SS VERSACLOCK SYNTHESIZER
    ICSI [Inte...
  • 英文版
    Field Programmable SS VersaClock Synthesizer
    ICSI
  • 英文版
    Field Programmable SS VersaClock Synthesizer
    ICSI [Inte...
  • 英文版
    FIELD PROGRAMMABLE DUAL OUTPUT SS VERSACLOCK SYNTHESIZER
    ICS
  • 英文版
    FIELD PROGRAMMABLE DUAL OUTPUT SS VERSACLOCK SYNTHESIZER
    ICST [Inte...
  • 英文版
    Field Programmable Triple Output SS VersaClock Synthesizer
    ICSI
  • 英文版
    Field Programmable Triple Output SS VersaClock Synthesizer
    ICSI [Inte...
  • 英文版
    Triple PLL Field Programmable SS VersaClock Synthesizer
    ICS
  • 英文版
    Triple PLL Field Programmable SS VersaClock Synthesizer
    ICST [Inte...
  • 英文版
    Quad PLL Field Programmable VersaClock Synthesizer
    ICST [Inte...
  • 英文版
    QTClock⑩ Quick Turn Clock Synthesizer
    ICS

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù):
賣家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào),
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn),您的參與是維庫(kù)提升服務(wù)的動(dòng)力!意見(jiàn)一經(jīng)采納,將有感恩紅包奉上哦!