音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

ICS1893 Datasheet

  • ICS1893

  • 3.3-V 10Base-T/100Base-TX Integrated PHYceiver⑩

  • 152頁(yè)

  • ICS

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

Integrated Circuit Systems, Inc.
ICS1893
Document Type:
Data Sheet
Document Stage: Release
3.3-V 10Base-T/100Base-TX Integrated PHYceiver鈩?/div>
General
The ICS1893 is a low-power, physical-layer device (PHY)
that supports the ISO/IEC 10Base-T and 100Base-TX
Carrier-Sense Multiple Access/Collision Detection
(CSMA/CD) Ethernet standards. The ICS1893 architecture
is based on the ICS1892. The ICS1893 supports managed
or unmanaged node, repeater, and switch applications.
The ICS1893 incorporates digital signal processing (DSP) in
its Physical Medium Dependent (PMD) sublayer. As a result,
it can transmit and receive data on unshielded twisted-pair
(UTP) category 5 cables with attenuation in excess of 24 dB
at 100 MHz. With this ICS-patented technology, the
ICS1893 can virtually eliminate errors from killer packets.
The ICS1893 provides a Serial Management Interface for
exchanging command and status information with a Station
Management (STA) entity.
The ICS1893 Media Dependent Interface (MDI) can be
configured to provide either half- or full-duplex operation at
data rates of 10 MHz or 100 MHz. The MDI configuration
can be established manually (with input pins or control
register settings) or automatically (using the
Auto-Negotiation features). When the ICS1893
Auto-Negotiation sublayer is enabled, it exchanges
technology capability data with its remote link partner and
automatically selects the highest-performance operating
mode they have in common.
Features
鈥?/div>
Supports category 5 cables with attenuation in excess of
24 dB at 100 MHz across a temperature range from -5擄to
+85擄C
鈥?/div>
DSP-based baseline wander correction to virtually
eliminate killer packets across temperature range of from
-5擄to +85擄C
鈥?/div>
Low-power, 0.35-micron CMOS (typically 400 mW)
鈥?/div>
Single 3.3-V power supply.
鈥?/div>
Single-chip, fully integrated PHY provides PCS, PMA,
PMD, and AUTONEG sublayers of IEEE standard
鈥?/div>
10Base-T and 100Base-TX IEEE 802.3 compliant
鈥?/div>
Fully integrated, DSP-based PMD includes:
鈥?Adaptive equalization and baseline wander correction
鈥?Transmit wave shaping and stream cipher scrambler
鈥?MLT-3 encoder and NRZ/NRZI encoder
鈥?/div>
Highly configurable design supports:
鈥?Node, repeater, and switch applications
鈥?Managed and unmanaged applications
鈥?10M or 100M half- and full-duplex modes
鈥?Parallel detection
鈥?Auto-negotiation, with Next Page capabilities
鈥?/div>
MAC/Repeater Interface can be configured as:
鈥?10M or 100M Media Independent Interface
鈥?100M Symbol Interface (bypasses the PCS)
鈥?10M 7-wire Serial Interface
鈥?/div>
Small Footprint 64-pin Thin Quad Flat Pack (TQFP)
ICS1893 Block Diagram
100Base-T
10/100 MII or
Alternate
MAC/Repeater
Interface
Interface
MUX
PCS
鈥?Frame
鈥?CRS/COL
Detection
鈥?Parallel to Serial
鈥?4B/5B
PMA
鈥?Clock Recovery
鈥?Link Monitor
鈥?Signal Detection
鈥?Error Detection
TP_PMD
鈥?MLT-3
鈥?Stream Cipher
鈥?Adaptive Equalizer
鈥?Baseline Wander
Correction
Integrated
Switch
10Base-T
MII
Extended
Register
Set
Low-Jitter
Clock
Synthesizer
Clock
Power
Twisted-
Pair
Interface to
Magnetics
Modules and
RJ45
Connector
MII Serial
Management
Interface
Configuration
and Status
Auto-
Negotiation
LEDs and PHY
Address
ICS1893 Rev C 6/6/00
ICS reserves the right to make changes in the device data identified in
this publication without further notice. ICS advises its customers to
obtain the latest version of all device data to verify that any information
being relied upon by the customer is current and accurate.
June, 2000

ICS1893相關(guān)型號(hào)PDF文件下載

  • 型號(hào)
    版本
    描述
    廠商
    下載
  • 英文版
    User-Programmable Video Clock Generator/ Line-Locked Clock R...
    ICS
  • 英文版
    User-Programmable Video Clock Generator/ Line-Locked Clock R...
    ICST [Inte...
  • 英文版
    High-Performance Programmable Line-Locked Clock Generator
    ICS
  • 英文版
    Video Clock Synthesizer with I2C Programmable Delay
    IDT
  • 英文版
    High-Performance Programmable Line-Locked Clock Generator
    ICST [Inte...
  • 英文版
    Dual Output Phase Controlled SSTL-3/PECL Clock Generator
    ICS
  • 英文版
    Dual Output Phase Controlled SSTL-3/PECL Clock Generator
    ICST [Inte...
  • 英文版
    Video Clock Synthesizer
    ICS
  • 英文版
    Video Clock Synthesizer
    ICST [Inte...
  • 英文版
    Video Clock Synthesizer
    ICST [Inte...
  • 英文版
    Triple 8-bit MSPS A/D Converters with Line-Locked Clock Gene...
    ICS
  • 英文版
    Triple 8-bit MSPS A/D Converters with Line-Locked Clock Gene...
    ICST [Inte...
  • 英文版
    Differential Output Video Dot Clock Generator
    ICS
  • 英文版
    Differential Output Video Dot Clock Generator
    ICST [Inte...
  • 英文版
    User Programmable Differential Output Graphics Clock Generat...
    ICS
  • 英文版
    User Programmable Differential Output Graphics Clock Generat...
    ICST [Inte...
  • 英文版
    Incoming Call Line Identification (ICLID) Receiver with Ring...
    ICS
  • 英文版
    Incoming Call Line Identification (ICLID) Receiver with Ring...
    ICST [Inte...
  • 英文版
    QuickSaver Charge Controller for Nickel-Cadmium and Nickel-M...
    ETC
  • 英文版
    QuickSaver Charge Controller for Nickel-Cadmium and Nickel-M...
    ETC [ETC]

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù):
賣家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào),
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見,您的參與是維庫(kù)提升服務(wù)的動(dòng)力!意見一經(jīng)采納,將有感恩紅包奉上哦!