音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

ICS1523M Datasheet

  • ICS1523M

  • High-Performance Programmable Line-Locked Clock Generator

  • 1215.84KB

  • 27頁

  • ICS

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

Integrated
Circuit
Systems, Inc.
ICS1523
High-Performance Programmable Line-Locked Clock Generator
General Description
The
ICS1523
is a low-cost but very high-performance
frequency generator for line-locked and genlocked high-
resolution video applications. Using ICS聮s advanced
low-voltage CMOS mixed-mode technology, the
ICS1523
is an effective clock solution for video projectors and dis-
plays at resolutions from VGA to beyond UXGA.
The
ICS1523
offers pixel clock outputs in both differential
(to 250 MHz) and single-ended (to 150 MHz) formats.
Dynamic Phase Adjust聶 circuitry allows user control of
the pixel clock phase relative to the recovered sync signal.
A second differential output at half the pixel clock rate
enables deMUXing of multiplexed analog-to-digital con-
verters. The FUNC pin provides either the regenerated
input from the phase-locked loop (PLL) divider chain out-
put or a re-synchronized and sharpened input HSYNC.
The advanced PLL uses either its internal programmable
feedback divider or an external divider. The device is pro-
grammed by a standard I
2
C-bus聶 serial interface and is
available in a 24-pin wide small-outline integrated circuit
(SOIC) package.
Features
聲
聲
聲
聲
聲
聲
聲
聲
聲
聲
聲
聲
Pixel clock frequencies up to 250 MHz
Very low jitter
Dynamic Phase Adjust (DPA) for clock outputs
Balanced PECL differential outputs
Single-ended SSTL_3 clock outputs
Double-buffered PLL/DPA control registers
Independent software reset for PLL/DPA
External or internal loop filter selection
Uses 3.3Vdc. Inputs are 5V-tolerant.
I
2
C-bus聶 serial interface can run at either low speed
(100 kHz) or high speed (400 kHz).
Lock detection
24-pin 300-mil SOIC package
Applications
聲
聲
聲
LCD monitors and video projectors
Genlocking multiple video subsystems
Frequency synthesis
Block Diagram
Pin Configuration
24-Pin SOIC
I C-bus is a trademark of Philips Corporation.
Dynamic Phase Adjust is a trademark of Integrated Circuit Systems, Inc.
ICS1523 Rev S 5/21/99
ICS reserves the right to make changes in the device data identified in
this publication without further notice. ICS advises its customers to
obtain the latest version of all device data to verify that any
information being relied upon by the customer is current and accurate.
2

ICS1523M 產(chǎn)品屬性

  • ICS1523

  • Product Discontinuation 13/May/2009

  • 30

  • 集成電路 (IC)

  • 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器

  • -

  • 時鐘合成器 - 視頻

  • 是

  • 時鐘

  • LVPECL，SSTL-3

  • 1

  • 1:3

  • 無/是

  • 250MHz

  • 是/無

  • 3 V ~ 3.6 V

  • 0°C ~ 70°C

  • 表面貼裝

  • 24-SOIC（0.295"，7.50mm 寬）

  • 24-SOIC

  • 管件

  • 1523M

ICS1523M相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！