鈥?/div>
Inputs and outputs are LVTTL (3.3V) compatible
Single 3.3V to 3.6V Power Supply
Single Pulsed RAS interface
Fully Synchronous to positive Clock Edge
Data Mask control
Auto Refresh (CBR) and Self Refresh
Description
IBM13Q16734HCB is a registered 200-pin Synchro-
nous DRAM Dual In-line Memory Module (DIMM)
which is organized as a 16Mx72 high-speed mem-
ory array. The DIMM uses eighteen x8 SDRAMs in
400mil TSOP II packages. The DIMM achieves high
speed data transfer rates of up to 66MHz by
employing a prefetch/pipeline hybrid architecture
that supports the JEDEC 1N rule while allowing very
low burst power.
The DIMM is intended to comply with all non-
optional JEDEC standards set for the 200-pin regis-
tered SDRAM DIMMs.
All control and address signals are synchronized
with the positive edge of an externally supplied
clock. They are latched in an on-DIMM pipeline
register and presented to the SDRAMs on the fol-
lowing clock.
Prior to any Access operation, the CAS latency,
burst type, burst length, and burst operation type
must be programmed into the DIMM by address
inputs A0-A13 using the Mode Register Set cycle.
The DIMM uses parallel presence detects imple-
mented according to the JEDEC standard.
All IBM 200-pin DIMMs provide a high performance,
flexible 8-byte interface in a 6.05鈥?long high-perfor-
mance footprint. Related products include both EDO
DRAM and SDRAM unbuffered DIMMs in both non-
parity x64 and ECC-Optimized x72 configurations in
the 168 pin form factor.
Card Outline
(Front)
(Back)
1
101
16 17
116 117
78 79
178 179
100
200
04K8915.C75644E
6/00
漏IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 1 of 14