音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

IBM13M64734HCA-75AT Datasheet

  • IBM13M64734HCA-75AT

  • x72 SDRAM Module

  • 372.49KB

  • 22頁

  • ETC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

.
IBM13M64734HCA
64M x 72 Two-Bank Registered SDRAM Module
Features
鈥?168-Pin Registered 8-Byte Dual In-Line Memory
Module
鈥?64Mx72 Synchronous DRAM DIMM
鈥?Performance:
DIMM CAS Latency
f
CK
Clock Frequency
f
CK
Clock Cycle
t
AC
Clock Access
-75A
4
133
100
7.5
10
5.65
5.65
Units
MHz
ns
ns
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Intended for 100MHz and 133MHz applications
Inputs and outputs are LVTTL (3.3V) compatible
Single 3.3V
鹵
0.3V Power Supply
Single Pulsed RAS interface
SDRAMs have four internal banks
Module has two physical banks
Fully Synchronous to positive Clock Edge
鈥?Programmable Operation:
- DIMM CAS Latency: 3, 4 (Registered mode)
- Burst Type: Sequential or Interleave
- Burst Length: 1, 2, 4, 8
- Operation: Burst Read and Write or Multiple
Burst Read with Single Write
鈥?Data Mask for Byte Read/Write control
鈥?Auto Refresh (CBR) and Self Refresh
鈥?Automatic and controlled Precharge Commands
鈥?Suspend Mode and Power Down Mode
鈥?13/10/2 Addressing (Row/Column/Bank)
鈥?8192 refresh cycles distributed across 64ms
鈥?Card size: 5.25" x 0.157" x 1.70"
鈥?Gold contacts
鈥?SDRAMs in TSOP
鈥?Serial Presence Detect with Write protect
Description
IBM13M64734HCA is a registered 168-Pin Synchro-
nous DRAM Dual In-Line Memory Module (DIMM)
organized as a 64Mx72 high-speed memory array
and is configured as two 32M x 72 physical banks.
The DIMM uses eighteen 32Mx8 SDRAMs in 400
mil TSOP packages. The DIMM achieves high-
speed data-transfer rates of 100MHz and 133MHz
by employing a prefetch/pipeline hybrid architecture
that synchronizes the output data to a system clock.
The DIMM is intended for use in applications operat-
ing at 100MHz and 133MHz memory bus speeds. All
control and address signals are re-driven through
registers to the SDRAM devices. The DIMM oper-
ates in registered mode (REGE pin tied high), during
which the control/address input signals are latched
in the register on one rising clock edge and sent to
the SDRAM devices on the following rising clock
edge (data access is delayed by one clock).
A phase-lock loop (PLL) on-board the DIMM re-
drives the clock signals to the SDRAM devices and
registers to minimize system clock loading. (CK0 is
connected to the PLL, and CK1, CK2, and CK3 are
terminated on the DIMM.) A single clock enable
(CKE0) controls all devices on the DIMM, enabling
the use of SDRAM power-down modes.
Prior to any access operation, the device CAS
latency and burst type/length/operation type must be
programmed into the DIMM by address inputs A0-A9
using the mode register set cycle. The DIMM CAS
latency is one clock later due to the address and
control signals being clocked to the SDRAM
devices.
The DIMM uses serial presence detects imple-
mented via a serial EEPROM using the two-pin IIC
protocol. The first 128 bytes of serial PD data are
programmed and locked by the DIMM manufacturer.
The last 128 bytes are available to the customer and
can be write protected by providing a high level to
pin 81 on the DIMM. An on-board pulldown resistor
keeps this in the write-enable mode.
All IBM 168-pin DIMMs provide a high-performance,
flexible 8-byte interface in a 5.25" long space-saving
footprint.
06K8049.H03530
5/00
漏IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 1 of 22

IBM13M64734HCA-75AT相關(guān)型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！