音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

HY57V161610ETP-I Datasheet

  • HY57V161610ETP-I

  • 2 Banks x 512K x 16 Bit Synchronous DRAM

  • 80.03KB

  • 13頁(yè)

  • HYNIX

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

HY57V161610ETP-I
2 Banks x 512K x 16 Bit Synchronous DRAM
DESCRIPTION
THE Hynix HY57V161610E is a 16,777,216-bits CMOS Synchronous DRAM, ideally suited for the main memory and graphic appli-
cations which require large memory density and high bandwidth. HY57V161610E is organized as 2banks of 524,288x16.
HY57V161610E is offering fully synchronous operation referenced to a positive edge clock. All inputs and outputs are synchronized
with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output
voltage levels are compatible with LVTTL.
Programmable options include the length of pipeline (Read latency of 1,2 or 3), the number of consecutive read or write cycles initi-
ated by a single control command (Burst length of 1,2,4,8 or full page), and the burst count sequence(sequential or interleave). A
burst of read or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a
new burst read or write command on any cycle. (This pipeline design is not restricted by a `2N` rule.)
FEATURES
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Single 3.0V to 3.6V power supply
All device pins are compatible with LVTTL interface
JEDEC standard 400mil 50pin TSOP-II with 0.8mm of pin
pitch
All inputs and outputs referenced to positive edge of system
clock
Data mask function by UDQM/LDQM
Internal two banks operation
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Auto refresh and self refresh
4096 refresh cycles / 64ms
Programmable Burst Length and Burst Type
- 1, 2, 4, 8 and Full Page for Sequence Burst
- 1, 2, 4 and 8 for Interleave Burst
Programmable CAS Latency ; 1, 2, 3 Clocks
Pb-free Package
ORDERING INFORMATION
Part No.
HY57V161610ETP-5I
HY57V161610ETP-55I
HY57V161610ETP-6I
HY57V161610ETP-7I
HY57V161610ETP-8I
HY57V161610ETP-10I
HY57V161610ETP-15I
Clock Frequency
200MHz
183MHz
166MHz
143MHz
125MHz
100MHz
66MHz
Organization
Interface
Package
2Banks x 512Kbits x 16
LVTTL
400mil
50pin TSOP II
(Pb free)
Note :
1. VDD(min) of HY57V161610ETP-5I/55I is 3.15V
2.
Hynix supports lead free part for each speed grade with same specification.
This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any responsibility for
use of circuits described. No patent licenses are implied
Rev. 0.1 / Nov. 2003
1

HY57V161610ETP-I相關(guān)型號(hào)PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！