鈥?/div>
Support the ANSI X3.131-1986 standard
Asynchronous transfer rate to 5 Mbyte/sec
Support initiator and target mode
0.8um CMOS process
鈥?/div>
鈥?/div>
鈥?/div>
On chip 48mA single-ended drivers and
receivers
Non internal clock needed
44pins PLCC package
Block Diagram
1
14th July 鈥?7
next