音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

HSP50215EVAL Datasheet

  • HSP50215EVAL

  • DSP Modulator Evaluation Board

  • 45頁(yè)

  • INTERSIL   INTERSIL

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

HSP50215EVAL
User鈥檚 Manual
January 1999
File Number
4463.3
DSP Modulator Evaluation Board
Evaluation Kit
The HSP50215EVAL Kit provides the necessary tools to
evaluate the HSP50215 Digital Upconverter integrated
circuit and consists of a circuit board and a software
program. The kit is designed for evaluation of Digital
Quadrature Amplitude, FM, and Shaped FM modulation for
IF Communications Applications. The circuit board uses
baseband I and Q data patterns loaded through the 8-bit
parallel interface or the ISAbus interface. Data is output as
either a digital or analog modulated composite IF signal. Up
to four channels can be included in the composite IF output.
To facilitate the use of the board during evaluation, the kit
includes example 鏗乴es for con鏗乬uration, shaping 鏗乴ters and
input stimulus.
Features
鈥?Multi-Channel Composite IF Output with 1-4 Channels
鈥?Digital or Analog Composite Output
鈥?Baseband Pattern Stimulus Files with Lengths to 64Kbits
鈥?Example Baseband Patterns for BPSK, QPSK,
蟺
/4QPSK,
16QAM, FM, GMSK and AWG Noise
鈥?Baseband Patterns Loaded to RAM Via PC ISAbus or
Parallel Port, for Use as Modulator Baseband Data
鈥?DOS Based Con鏗乬uration/Status Software
Applications
鈥?Evaluation Tool for the Performance of the Digital
UpConverter Con鏗乬ured as PSK, Quadrature Amplitude
(QAM), FM and Shaped FM (MSK) Modulators at Rates
from <1 KBPS to 1.5 MBPS
鈥?Performance Evaluation Tool for Digital Upconversion
鈥?Communications Test Equipment
Circuit Board
The Functional Block Diagram illustrates the major functions
of the circuit board. The circuit board is a ISAbus form factor
with 40 pin I/O header/connectors for cascade and output
signals. Baseband test patterns are loaded through the
ISAbus or 8-bit parallel interface. The external Cascade
Input allows expansion of the number of channels in the
composite signal. The board outputs data through both the
RF connector and the 40 pin header. Test connectors are
provided at key signal and control locations in the circuit.
Functional Block Diagram
HSP50215
DIGITAL
UPCONVERTER
CHANNEL 4
HSP50215
DIGITAL
UPCONVERTER
CHANNEL 3
HSP50215
DIGITAL
UPCONVERTER
CHANNEL 2
HSP50215
DIGITAL
UPCONVERTER
CHANNEL 1
ANALOG
DIGITAL
IF OUTPUT IF OUTPUT
40 PIN
CONNECTOR
16
40 PIN
CONNECTOR
16
16
16
16
14
D/A
V
CC
-12V
RAM
DATA
ADDRESS
PARALLEL
8
RAM
RAM
INTERFACE BUS
(INPUT DATA PATH AND CONTROL/STATUS INTERFACE)
RAM
FPGA
FPGA
FPGA
FPGA
HI5741
(CASCADE
INPUT)
(OPTIONAL FINAL STAGE BASEBAND DATA INPUT PATH)
DATA
ADDRESS
WR
8
ISABUS
DATA
ADDRESS
WR
V
CC
-12V
ADDRESS DECODE
CLK
OSC
INTERNAL
CLOCKS
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207
|
Copyright
漏
Intersil Corporation 1999

HSP50215EVAL相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門(mén)IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買(mǎi)家服務(wù)：
賣(mài)家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！