音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

HSP50016-EV Datasheet

  • HSP50016-EV

  • DDC Evaluation Platform

  • 18頁

  • INTERSIL   INTERSIL

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

HSP50016-EV
User鈥檚 Manual
January 1999
File Number
3637.1
DDC Evaluation Platform
The HSP50016-EV is the evaluation board for the
HSP50016 Digital Down Converter (DDC). It provides a
mechanism for rapid evaluation and prototyping. The
HSP50016-EV consists of a series of busses which provide
input, output, and control to the DDC. These busses are
brought out through dual 96 Pin connectors to support daisy
chaining HSP50016-EVs with other Intersil evaluation
boards for multichip prototyping and evaluation.
For added 鏗俥xibility, the input and control busses can be
driven by registers on-board the HSP50016-EV which have
been down loaded with data via the parallel printer port of an
IBM PC鈩?or compatible. In addition, the DDC output can be
read into the PC via the status lines of the parallel port.
Together, the I/O and Control Registers can be used to drive
the target DDC with a PC based vector set while collecting
output data on the PC鈥檚 disk.
Jumper selectable clock sources provide three different
methods of clocking the part under evaluation. In mode one,
the clock signal is generated under PC based software
control. In mode two, the HSP50016-EV鈥檚 on-board oscillator
may be selected as the clock source. In mode three, the user
may provide an external clock through the 96 pin input
connector.
The HSP50016-EV was built into a 3U Euro-Card form factor
with dual 96 Pin Input/Output connectors. The I/O
connectors conform to the VME J2/P2 Connector Standard.
Features
鈥?Single HSP50016-EV May be Used to Evaluate the
HSP50016
鈥?May be Daisy Chained to Support Evaluation of Multi-Chip
Solutions
鈥?Parallel Port Interface to Support IBM PC鈩?Based
Evaluation and Control
鈥?Three Clocking Modes for Flexibility in Performance
Analysis and Prototyping
鈥?Dual 96-Pin Input/Output Connectors Conforming to the
VME J2/P2 Connector Standard
Applications
鈥?PC Based Performance Analysis of HSP50016
鈥?Rapid Prototyping
HSP50016 Evaluation Platform
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207
|
Copyright
漏
Intersil Corporation 1999

HSP50016-EV相關型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！